RISC-V Alliance Japan
日本語
Featuring diverse world of RISC-V CPU | AI
Learn MoreCzech student Filip Szkandera has spent two years building RISC-V with eight custom printed circuit boards without using an FPGA / microcomputer. Filip Szkandera is presently attending the Vocational High School of Electrical Engineering in Olomouc, Czech Republic. Announced at RISC-V Days Tokyo 2021 Spring: 4/23 13: 30 ~ 14: …
The program contents of RISC-V Days Tokyo 2021 Spring held from 9:00 to 17:00 on April 22-23, 2021 have been released: Click here for program content. Participants can register for free by generosity of corporate sponsors: Click here to register free. Would you like to join the democratization trend of …
The entire ESP32 new generation chip lineup, start shipping in 2021 from Espressif, a pioneer of MCUs for wireless IoT, is expected to be equipped with one RISC-V CPU in some form. ESP32 uses the same TSMC’s 40nm process as the previous generation products. Below are the lineups as currently …
Headquartered in Shanghai, China, Espressif designs, manufactures and sells the ESP series, which specializes in IoT applications, as chips and his modules. Previously, Tensilica’s Xtensa CPU was used, but this time, ESP32-C3 using RISC-V was introduced for volume zone application as a successor to ESP8266, which is one of the …
Last night, the face video of Jensen Huang CEO of nVidia and ARM CEO Simon Segar was released. The growth rate of RISC-V in unit shipment is 400 times of that of ARM. The RISC-V is still a new kid in the block so that is natural. ARM and nVidia …
