Featuring RISC-V AI, RISC-V AI Notebook, RISC-V AI Desktop, RISC-V AI Servers
Learn MoreThere will be a talk about IAR’s cross tools at the ET 2019 venue. Date: Friday November 21, 2019 2:00 PM to 3:00 PM Venue: ET Venue Open CPU Architecture Pavilion Booth No: C-54 Registration: https://www.meetup.com/RISC-V-Group-Tokyo/events/264981748/ ET2019 「RISC-V特集」2日目2時 ：RISC-V用IAR組込みワークベンチ: IAR Embedded Workbench for RISC-V Thursday, Nov 21, 2019, 2:00 PM …
ET2019 “RISC-V Special Feature” 3rd day 2 o’clock President Andes ♥ ️ Interview with Frankwell Lin Andes Registration: https://www.meetup.com/RISC-V-Group-Tokyo/events/264981748/ Date: Friday November 22, 2019 2:00 PM to 3:00 PM Venue: ET Venue Open CPU Architecture Pavilion Booth No: C-54 You can listen and ask questions in Japanese. “AndesCore is a …
Arm processors and Armv8-M microcontrollers support Arm TrustZone with hardware forced isolation built into the CPU. With the RISC-V processor, such a security solution has not been disclosed so far, but this time it has been released. SiFive shield overview: SiFive Shield is an open and scalable security platform designed …
10/23 and 10/25 Meetups were full house ! The pic was Osaka Meetup. https://www.fsi-embedded.jp/kumico/meetup2019/tokyo/ https://www.fsi-embedded.jp/kumico/meetup2019/osaka/
“Shield is not just a block that performs security, but a system based on the silicon root of trust, manufacturing, hardware IP blocks, software libraries, and encryption engines,” says @cdemerjian @semiaccurate. https://semiaccurate.com/…/sifive-unveils-shield-security-…/ Like other products, it is completely open and approved by SemiAccurate. Shield is not just a block that performs …
