



CONTENT


- Introduction to HCMUS, FETEL and DESLAB
- Sharing some RISC-V implementation results
- Ongoing Plans

2

| UN | IVERSITY of SCIENC | CE, VNUHCM |
|----------------------|---|--|
| HIS 1941 | TORY Division of Indochina College of Science | Information technology Biology and biotechnology |
| 1956 | Faculty of Science the University of Saigon | Chemistry120 programsElectronics and telecommunications\$ 68 graduate\$ 52 undergraduate |
| 1977 | Ho Chi Minh City University | Mathematics and computer science |
| 1996 | University of Natural Sciences | Material science |
| 2007 until Now | University of Science - Vietnam National University HCMC (<u>http://www.hcmus.edu.vn</u>) | Physics and engineering physics Environmental science Geology |








INTRODUCTION TO RISC-V


- RISC-V ISA defines the software interface, not hardware implementation.
- In a RISC-V based SoC, RISC-V compatible core(s) will be used to run software compiled for RISC-V ISA.
- Some open-source RISC-V 32-bit and 64-bit cores:
 - RISC-V microcontroller (FE310-G003, GD32VF103, etc).
 - Rocketchip (32-bit, 64-bit RISC-V)
 - VexRiscV (32-bit, with MMU)
 - PicoRV32 (32-bit, very small)
 - XuanTie C910 (64-bit, high performance)
 - Berkeley Out-of-Order Machine (BOOM) (64-bit RISC-V)








RISC-V SoC Design Flow


- A SoC needs more than just CPU cores!
- Additional IPs needed:
 - Peripherals: GPIO, Timer, Accelerators, JTAG, etc.
 - Bus(es): AXI, Avalon, TileLink, Wishbone, etc.
 - Bus bridge, synchronizer, power management, etc.
- \rightarrow Long time to develop.







































| RISC-V SoC FPC | | vith VexRiscV core) on | ASIC (PnR results): |
|---|--|---|---|
| Cell Count Hierarchical Cell Count: Hierarchical Port Count: | | , Utilization Ratio: Utilization options: - Area calculation based on: | 0.5078 site row of block vlsi |
| Leaf Cell Count: Buf/Inv Cell Count: Buf Cell Count: Inv Cell Count: CT Buf/Inv Cell Count: Combinational Cell Count: | 821304 100447 24374 76073 0 420496 | - Categories of objects excluded: Total Area: Total Capacity Area: Total Area of cells: Area of excluded objects: | hard macros macro_keepouts soft_macros io_cells hard_blockage 15963580.6290 15582653.1330 7912595.8449 |
| Sequential Cell Count: Macro Count: | 420490 400808 0 | hard_macros macro_keepouts soft_macros io_cells hard_blockages | 125309.2223 3134.9253 0.0000 0.0000 381527.4960 |
| Area | | Utilization of site-rows with: | 0 5070 |
| Combinational Area: Noncombinational Area: Buf/Inv Area: Total Buffer Area: Total Inverter Area: Macro/Black Box Area: | 1663492.92 6249090.54 477995.35 81037.93 396957.42 0.00 | - Site 'unit': | 0,5078 |
| Net Area: | | | |










| Specifications | Values |
|------------------------------|--------------------|
| Frequency | 500 MHz |
| Area | 1,384,255 μm² |
| Dimension | 1.17 x 1.17 mm |
| Power | 493.6 mW (@500MHz) |
| Process | FinFET 7nm |
| DRC, Antenna, boundary, ERC | Clean |
| LVS | Pass |
| EM and IR drop | Clean |
| LEC from RTL to Post-Routing | Design Equal |

| IMPLEME | NTATION OF | 64-BIT RISC-V | ON ASIC | |
|-----------------------------|-----------------------------|--|---|--|
| | | | | |
| | | | | |
| ERC and A | ntenna Verifica | ation | | |
| | | | | |
| | | TOTAL Result Count = 0 (0) | RULECHECK RESULTS STATISTICS | |
| | | TOTAL Result Count = θ (θ) TOTAL Result Count = θ (θ) | | |
| ULECHECK MPCdummya Layer or | stside PrBr | TOTAL Result Count = 0 (0) | RULECHECK pickup.p_to_p TOTAL RULECHECK pickup.n to n TOTAL | Result Count = 0 (0) Result Count = 0 (0) |
| | | TOTAL Result Count = θ (θ) | RULECHECK pickup.n_to_p TOTAL | Result Count = 0 (0) |
| ULECHECK BPC_Odrawing_Laye | r_outside_PrBr | TOTAL Result Count = θ (θ) TOTAL Result Count = θ (θ) | RULECHECK mnpg TOTAL | |
| | | TOTAL Result Count = θ (θ) | RULECHECK mppg TOTAL RULECHECK mnpgldd TOTAL | |
| | | TOTAL Result Count = 0 (0) | RULECHECK floating.nxwell float TOTAL | |
| | | TOTAL Result Count = θ (θ) | RULECHECK floating.psub TOTAL | |
| ULECHECK MB1Sdummy_Layer_o | stside_PrBr | TOTAL Result Count = θ (θ) | RULECHECK npvss150 | Result Count = 0 (0) |
| | | TOTAL Result Count = 0 (0) TOTAL Result Count = 0 (0) | RULECHECK ppvdd150 TOTAL | |
| | | TOTAL Result Count = θ (0) | RULECHECK ppvdd49 TOTAL | Result Count = 0 (0) |
| | | | RULECHECK LV <mark>SD</mark> MY4_DNW_CHECK TOTAL | |
| RULECHECK RESULTS STATE | STICS (BY CELL) | | ERC RULECHECK RESULTS STATISTICS (BY | |
| | | | ••• | |
| SUMMARY | | | SUMMARY | |
| OTAL CPU Time: | 1219 | | TOTAL CPU Time: | 1511 |
| OTAL REAL Time: | 345 | | TOTAL CPU TIME: TOTAL REAL Time: | 688 |
| | ries: 257679057 (1236818036 | 5) | TOTAL Original Layer Geometries: | 246392023 (1045410547) |
| OTAL DRC RuleChecks Execute | | | TOTAL ERC RuleChecks Executed: OTAL ERC RuleCheck Results Generated: | 13 0 (0) |
| OTAL DRC Results Generated | | | | |

| IMPLEMENTATION OF 64-BIT RISC-V ON | |
|---|--|
| DRC and LVS Verification | |
| Sent FLL: Sent FLL: Sent FLL: Sent FLL: FL: FL: Sent FLL: Sent FLL: Sent FLL: Sent FLL: Sent FLL: Sen | RULECHECK NPCdummy Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC RUMPYdrawing Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC Gonzwig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC Gonzwig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC Gonzwig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC Gonzwig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NPC Gonzwig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBC RUMPYdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer outside PrBr TOTAL Result Count = 0 (0) RULECHECK NBISdrawig Layer constale PrBr TOTAL Result Count = 0 (0) TOTAL REAL CPU Time: |
| | 29 |





<section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

