# **RISC-V**<sup>®</sup> Open Era of Computing

January 2022

Calista Redmond CEO, RISC-V International

## **Open source and collaboration** are strategic to software and hardware across industries and geographies.



# **RISC-V** is the Open era of computing

hoto by THIS IS ZUN from Pe

RISC-V is the free and open Instruction Set Architecture

- ... Open collaboration
- ... Design freedom
- ... Strategic future RISC-V is critical to compete in the Open Era of Computing

# Disruptive **Technology**

### **Barriers**

Complexity

Design freedom

License and Royalty fees

Design ecosystem

Software ecosystem

Legacy ISA

1500+ base instructions Incremental ISA \$\$\$ – Limited \$\$\$ Moderate

Extensive

### **RISC-V ISA**

47 base instructions Modular ISA

Free – Unlimited

Free

Growing rapidly. Numerous extensions and cores. More design companies on RISC-V than any other architecture

Growing rapidly. Easy to compile for RISC-V



# Unconstrained **Opportunity**

## **RISC-V Business Model**

#### **Barriers removed**

- Design risk
- Cost of entry
- Partner limitations
- Supply chain





Beyond removing barriers, RISC-V fuels our community to seize growing opportunities



#### **STRATEGYANALYTICS**

## 50 billion connected and IoT devices by 2030



Global Connected and IoT Device Installed Base Forecast

Source – Strategy Analytics research services, May 2019: IoT Strategies, Connected Home Devices, Connected Computing Devices, Wireless Smartphone Strategies, Wearable Device Ecosystem, Smart Home Strategies



# The RISC-V CPU core market will grow at 114.9% CAGR, capturing over 14% of all CPU cores by 2025



Source: Semico Research Corp, March 2021

# 2 billion RISC-V cores in market in 2021

RISC-V°

"Deloitte Global predicts that

the market for RISC-V processing cores will double in 2022 from what it was in 2021, and that it will double again in 2023,

as the served addressable market available for RISC-V processing cores continues to expand."

December 2021

industry adoption

#### Semiconductor IP market size, 2020 vs 2025



### "The rise of RISC-V cannot be ignored... RISC-V will shake up the \$8.6-Billion semiconductor IP market."

-- William Li, Counterpoint Research

#### **Advantages RISC-V offers**



**RISC-V Penetration Rate by 2025** 

 $\mathbf{R}$ 



Source: Counterpoint Research, September 2021

# Today, nearly a quarter of designs incorporate RISC-V

#### **Projects Incorporating RISC-V by Market Segment**





Source: Tech Design Forum, November 2020

- Alibaba RISC-V Xuantie processor line including four open sourced processors for cloud and edge servers
- **Imagination** RISC-V CPU family, for both the discrete CPU and heterogeneous computing markets
- **Seagate** hard disk drive controller with high-performance RISC-V CPU.
- Ventana performance chiplet approach to data center SoC design
- Intel Nios processor based on RISC-V, designed for performance.





# Telecom & Communications

- Andes 64-bit RISC-V processor has been adopted by SK Telecom for the development of AI products.
- Alibaba PLCT Lab has ported Android 10 onto its in-house 64-bit RISC-V core emulated in QEMU
- **Google** Pixel 6 Titan M2 in-house designed RISC-V processor, with extra speed and memory, and even more resilient to advanced attacks.

- **Imagination Technologies** GPU can be linked together by a RISC-V core for ASIL-B level designs with ISO26262 safety critical certification.
- **IAR Systems** extended the functional safety version of its Embedded Workbench software tool chain to the RISC-V core of Nsitexe, subsidiary of automotive leader Denso.
- **Renesas and SiFive** jointly develop next generation RISC-V SoCs for automotive
- Renesas and NSI-TEXE announce automotive SoC with RISC-V-based parallel co-processor
- **Europe's GaNext project** to simplify designing power converters with GaN power semiconductors while improving efficiency and compactness for systems such as electric vehicle chargers.







- **Huawei** Hi3861 RISC-V board for Harmony OS developers for the IoT market
- Zepp Health / Huami wearable manufacturer OS supporting RISC-V Reference Models for RISC-V P extension
- **GreenWaves** ultra-low power GAP9 hearables platform for scene-aware and neural network-based noise reduction.
- **Microchip** released the first SoC FPGA development kit based on the RISC-V ISA.
- **RIOS Lab** announced PicoRio, an affordable RISC-V open source small-board computer.
- **SiFive** world's fastest development board for RISC-V Personal Computers.

Artificial intelligence spans many areas from Industrial IoT to financial

- **Esperanto** Emerges From Stealth With 1,000-Core RISC-V AI Accelerator.
- **StarFive** released the world's first RISC-V AI visual processing platform
- Andes released superscalar multicore and L2 cache controller processors.
- NVIDIA CUDA support on the Vortex RISC-V GPGPU enables scaling from 1-core to 32-core GPU based on RV32IMF ISA with OpenCL 1.2 graphics API support.







A distributed, open architecture decentralizes processing power, reduces latency, and supports IoT performance in low bandwidth environments at low power.

- Seeed Studio's new development, the Sipeed MAIX, a RISC-V 64 AI board for Edge Computing makes it possible to embed AI to any IoT device.
- **Micro Magic** announced an incredibly fast 64-bit RISC-V core achieving 5GHz and 13,000 CoreMarks at 1.1V.
- Western Digital SweRV Core enables spectrum of compute at the edge

- **European Processor Initiative** RISC-V accelerator with first chip Sep 2021
- **Technical University of Munich** (TUM) quantum cryptography chip for quantum computing security demands
- **Tactical Computing Labs** HPC-centric software test suite for GCC and LLVM
- **Cortus** is developing a high-performance RISC-V Out-of-Order processor core for the European eProcessor project.
- **De-RISC** market-ready HW-SW platform for a multi-core RISC-V system-on-chip for safety critical aerospace applications

# High Performance Computing



Johanna Baehr of TUM heads a team that has hidden four hardware Trojans on this chip - malicious functions that are integrated directly into the circuits.



## A community collaborating across the industry



### More than 2,500 RISC-V Members across 70 Countries

| 2800 - | 104 Chip   | 3 Systems  |  |  |  |  |
|--------|--|--|--|--|--|--|
| 2400 - | 50C, II , II GA  |  |  |  |  |  |
| 2000 - | 4 I/O  | <b>13 Industry</b><br>Cloud, mobile, HPC, ML, automotive                       |  |  |  |  |
| 1600 - | Memory, network, storage   | 102 Decemb   |  |  |  |  |
| 800 -  | <b>18 Services</b><br>Fab, design services   | Universities, Labs, other alliances  |  |  |  |  |
| 400 -  | 46 Software  | 2k+ Individuals  |  |  |  |  |
| 0 -    | Dev tools, firmware, OS  | RISC-V engineers and advocates   |  |  |  |  |
|        | Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4<br>2015 2015 2016 2016 2016 2016 2017 2017 2017 2017 2018 2018 2018 2018 | Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4<br>2019 2019 2019 2019 2020 2020 2020 2020 |  |  |  |  |



**RISC-V** membership rapid growth continues by more than 130% in 2020 and again in 2021



Technical Deliverables

Technical **governance** Build **technical deliverables Work groups** 



Testing and compatibility **resources** 

Compatibility **tests** 



**Amplify** member news, content, and success with press and analysts

**Original** content programs RISC-V, industry, and regional **events** 



Learning & Talent Multi-level online learning Connecting universities with labs, tests, and curricula RISC-V Training Partners

Jobs and internships

Advocacy + Alliances RISC-V Ambassadors

Geo and industry **alliances Local** developer groups and events



Marketplace Exchange Online marketplace of

providers, products, services, and learn

Technical developer forums

# RISC-V delivers incredible member support



### Progress RISC-V Roadmap

| Progress RISC-V Roadmap                    |  |   |  |  | ALSOCS Application   |  | Industry Adoption   |   |   |   |
|--|--|---|--|--|--|--|---|---|---|---|
| Test Chips<br>Software tests<br>Linux port | t Chips<br>ware tests<br>x port Proof of Concept SoCs<br>Minion processors for<br>power management,<br>communications<br>Bare metal software |   | IoT SoCs<br>Microcontrollers<br>RTOS, Firmware<br>Development tools<br>Technical Steering<br>Committee,<br>HPC SIG,<br>GlobalPlatform<br>partnership         |  | Al Socs, Application<br>processors, Linux<br>Drivers, Al Compilers<br>Dev Board program<br>Development Partners<br>RISC-V Labs, Security<br>response process, Al<br>SIG, Graphics SIG,<br>Android SIG,<br>Communications SIG |  | Proliferation of RISC-V CPUs across<br>performance and application spectrum<br>RISC-V dominant in universities<br>Strategic and growing adoption in HPC,<br>automotive, transportation, cloud,<br>industrial, communications, IoT,<br>enterprise, consumer, and other<br>applications |   |   |   |
| 2010 - 2016                                | 2017   | 2018  | 2019   | 2020                                   |  | 2021   | 2022  | 2023  | 2024  | 2025  |
| ISA Definition<br>RISC-V<br>Foundation     | RV32   | RV32I a<br>Base ins<br>Integer,<br>point, m<br>divide, a<br>compace<br>Priv mo<br>Interrup<br>exception<br>model,<br>and virt | nd RV64I<br>structions:<br>floating<br>nultiply and<br>atomic, and<br>atomic, and<br>atomic, and<br>des,<br>ots,<br>ons, memory<br>protection,<br>ual memory | Arch compa<br>framework<br>Processor t | atibili<br>,<br>race   | Øfinx<br>ZiHintPause<br>BitManip<br>Vector<br>RISC-V Profil<br>Platforms<br>Crypto Scala<br>Virtual Mem<br>Hypervisor &<br>interrupt arc<br>Cache mgt o<br>Code size ref | es &<br>r<br>ory<br>& Advanced<br>:hitecture<br>ps<br>duction*  | RV32E and RV<br>64 bit and 128<br>Vector Atomic<br>Quad floating<br>Crypto Vector<br>Trusted Execu<br>Jit pointer ma<br>BitManip pha<br>Cache manag<br>and more | /64E<br>8 bit addresse<br>5 and quad-wi<br>9 point in integ<br>-*<br>ution phase 2<br>sking & I/D sy<br>se 2*<br>sement phase | es*<br>dening*<br>ger registers*<br>*<br>nch*<br>2* |
| RIS  | <b>—</b> •••*  | On track, su  | bject to change  |  |  | Trusted Exec<br>Environment<br>P (Packed SII   | usted Execution<br>ivironment*<br>(Packed SIMD)*  |   | nical De  | liverables  |

## **RISC-V Technical Programs**



#### RISC-V Developer Boards

Available to spur innovation, provide hands-on education, and engage early adopters to test and develop.





Recognizes the investment and dedication of organizations making significant technical contributions to RISC-V.

### 

**RISC-V Lab** Institutions that host a lab with RISC-V hardware for CI/testing and general availability sandboxing.



**RISC-V Compatible** Architectural Tests created to help ensure that software written will run on implementations that comply with that profile. Branding available for compatibility.

#### **RISC-V Platform**

A common, reusable runtime environment that operating systems and applications can target to improve portability and reuse. Provides interoperability assurance.

#### **RISC-V Profiles**

Refers to a base ISA and one or more extensions that are specified as a group so that applications can be compiled once, run on different implementations, and get the same results.



## Amplifying success and engaging community

#### **Events**

RISC-V and Industry events

- <u>Local</u>, regional, and global events
- Speaking opportunities
- Showcase and announce RISC-V solutions
- Networking

#### **RISC-V Blog**

- Leadership and industry commentary, as well as technical information on your work with RISC-V.
- Members submit content to publish on riscv.org with a link to the member website.

#### **Case Studies**

- Elevate technical conversations to business objectives and challenges, showing adoption of RISC-V.
- Case studies on riscv.org are shared to media channels and analysts.

#### Social Amplification

- Members submit original content for posting on RISC-V social channels
- Members and the community submit content for re-sharing.
- Amplify member announcements via social

#### **Press and Analysts**

- Share member and community news <u>"In</u> the News"
- Provide RISC-V quotes for member press releases
- Participate in media panels and interviews.

#### **<u>RISC-V Exchange</u>**

- Promote member and community solutions
- Connect developer community

#### RISC-V

#### **Ambassadors**

 Technical leaders engaged deeply and visibly in engineering community

#### **RISC-V Alliances**

 Technical and strategic relationships across industries, geographies, and technical domains providing mutual community support

#### **RISC-V** Talent

- Open Hardware Diversity Alliance
- RISC-V <u>Mentorships</u> and <u>Careers</u>
- University resources
- Online Courses
- Training Partners

#### Engage!

- RISC-V Marketing Committee
- RISC-V Events Committee
- RISC-V Content Committee
- RISC-V Academia + Training SIG

**Benefits** engaging in **RISC-V** 

#### Accelerate technical traction and insight

- Contribute technical priorities, approaches, and code
- Gain strategic and technical advantage
- Increase visibility, leadership, and market insight
- Fill and increase engineering skills, retain and attract talent
- Build **innovation partner** network and customer pipeline
- Deepen, engage, and lead in local and industry developer network
- Showcase RISC-V products, services, training, and resources

RISC-V is a community of passionate, dedicated, and invested stakeholders

As individuals As companies As universities As public institutions and non-profits As nations

As one Global, connected movement

Build RISC-V into your company strategy, and your personal mission









risc-v-international calistaredmond



## Back-up slides



- Grew RISC-V Membership 130%+, 2.4k+ members
- Streamlined technical governance, processes, and documentation -- ratified **16 specifications**
- Launched the Open Hardware Diversity Alliance, as well as grew alliances by 37% with dozens of technical, industry, and local alliances
- Launched RISC-V **online courses with 8,842 enrollments** in the first 9 months, announced our third course today!
- Connected the community through 90 events including the RISC-V World Conference China with 1,300+ in-person and 20,000+ online, our biggest event ever

global collaboration

RISC-V strengthened community in 2021



## **Dedicated Community**



## **Technical Organization**

| Board of Directors (BoD)   |                         |                |  |  |  |  |
|--|-------------------------|----------------|--|--|--|--|
| Technical Steering Committee (TSC)                               | Architecture Profiles   | CTO, Staff     |  |  |  |  |
| Industry Verticals SIG   | Unpriv IC               | Priv IC        |  |  |  |  |
| Software HC<br>(Platforms, Toolchains, Runtimes)<br>Security HC  | IMAFDQC<br>Memory Model | 1.11           |  |  |  |  |
| RASD HC  | B TG                    | 1.12 (Priv)    |  |  |  |  |
| Technology HC  |                         | FastInt TG     |  |  |  |  |
| SoC Infra. HC<br>(Trace & Debug)                                 | P TG                    | СМО Т <u>G</u> |  |  |  |  |
| Implementation HC  | Zfinx TG                |                |  |  |  |  |
| ISA Infrastructure HC  | Code Size TG            |                |  |  |  |  |
| Consumo<br>Automot<br>Data Cer<br>Finance<br>Oil & Ga<br>Defense | Krypto TG<br>Alt FP TG  |                |  |  |  |  |
| inception<br>dotted line<br>pending RATIFIED                     |                         |                |  |  |  |  |

# **Membership Options**

#### **Premier Member Benefits**

- Board seat and Technical Steering Committee seat included for \$250k level
- Technical Steering Committee seat included for \$100k level
- Eligible to lead workgroup and/or committee
- Use of RISC-V Trademark for commercialization
- Member logo / name listing on RISC-V website, alphabetical with Premier members
- Solution / Product listing highlighted on RISC-V Exchange, noted with member level
- 4 case studies a year
- 2 blogs per month
- 2 social media spotlights per month
- Spotlight member profile
- Event sponsorship discount

#### **Premier Requirements**

- Membership open to any type of legal entity
- \$250k Annual membership fee that includes Board seat and TSC seat
- \$100k Annual membership fee that includes TSC seat

#### **Strategic Member Benefits**

- 3 Board reps elected for the Strategic tier, including Premier members that do not otherwise have a board seat
- Eligible to lead workgroup and/or committee
- Use of RISC-V Trademark for commercialization
- Member logo / name listing on RISC-V website, alphabetical with Strategic members
- Solution / Product listing highlighted on the RISC-V Exchange, noted with member level
- 1 case study a year
- 1 blog per month
- 1 social media spotlight per month
- Event sponsorship discount

#### **Community Member Benefits**

- Two Board representatives
- 1 Community Board representative, elected
- 1 Individual Board representative, elected
- Member logo / name listing on RISC-V website, by member level
- 1 case study a year
- 1 blog per quarter
- 1 social media spotlight per quarter
- Event sponsorship discount

#### **Strategic Member Requirements**

- Membership open to any type of legal entity
- Annual membership fee based on employee size
  - 5,000+ employees: \$35k
  - 500-5,000 employees: \$15k
  - <500 employees: \$5k</li>
  - <10 employees & company <2 yrs old: \$2k</li>

#### **Community Requirements**

- Membership open to
  - academic institutions,
  - o non-profits,
  - individuals not representing a legal entity
- No annual membership fee

