

An Effective Way to Perform Correlation Power Analysis Attack on Cryptographic RISC-V SoC

Thai-Ha Tran, Cong-Kha Pham, and Trong-Thuc Hoang

University of Electro-Communications (UEC), Tokyo, Japan

Corresponding author: thaiha@vlsilab.ee.uec.ac.jp

I. INTRODUCTION

Since UC Berkeley first announced the RISC-V project in 2010, we have seen RICS-V System on Chips (SoCs) develop rapidly in the field of information security, particularly in the development of cryptographic embedded systems. From an attacking perspective, however, SoC designs still have weaknesses and are vulnerable to side-channel attacks, such as power consumption, electromagnetic radiation, thermal, etc. This poster is a part of our recent work, which has been accepted and is under publication in IEEE Transactions on Computers [1]. We present an efficient strategy for attacking the cryptographic RISC-V SoC using the well-known Correlation Power Analysis (CPA) technique. In CPA attacks, the attackers use a power model to predict the power consumption of the device under test. In each model, the effectiveness of an attack depends on the transition factor φ , which is a ratio related to different characteristics of the device's power consumption. This proposal introduces a solution to estimate the quantity of leakage information by determining the relationship between the SNR and φ . The experimental results show that applying the Switching Distance model brings the highest performance. In the best-case scenario, the number of traces required to reveal the secret key can be reduced by 13.35% using our suggested range of transition factors.

Algorithm 1 The probability of the transition α_{ij}

Input: Matrix plaintext and ciphertext $P_{D \times 128}$, $C_{D \times 128}$

Output: α_{01}, α_{10}

1: $subset_0 = \emptyset; N_{0 \to 1}^{(0)} = 0; N_{1 \to 0}^{(0)} = 0$ 2: $subset_1 = \emptyset; N_{0 \to 1}^{(1)} = 0; N_{1 \to 0}^{(1)} = 0$

- 3: for m from 0 to D-1 do
- $n_{01} = 0; n_{10} = 0$ 4:
- for l from 0 to 127 do 5:

6:
$$p = P_{ml}; c = C_{ml}$$

- if p = 0 and c = 1 then 7:
- $n_{01} = n_{01} + 1$ 8:
- if p = 1 and c = 0 then 9: $n_{10} = n_{10} + 1$ 10:
- if $n_{01} \ge n_{10}$ then 11:
- $subset_0 = subset_0 \cup \{m\}$ 12:
- $N_{i \to j}^{(0)} = N_{i \to j}^{(0)} + n_{ij}$ 13:

 \triangleright Initial values for *subset_*0

 \triangleright Initial values for $subset_1$

 \triangleright Set two counters

▷ Extract current values

 \triangleright Update values for *subset_*0

III. TARGETED RISC-V COMPUTER ARCHITECTURE

Table 2: Post-implementation utilization of different config.

Name of configurations	Core #1	Core #2	AES Accelerator	
			LUTs (%)	FFs (%)
Rocket1_32	Rocket_32	_	6.89	9.59
RocketR1_64	RocketR_64	-	5.22	8.28
RocketBoomR_32	Rocket_32	BoomR_32	3.56	4.82
RocketR2_64	RocketR_64	RocketR_64	3.38	5.51
BoomR1_64	BoomR_64	_	3.09	4.87



