

# **The Journey of Two Novice LSI Enthusiasts: Tape-Out of CPU+RAM in Just One Month**



Yuki Azuma / Kazuhide Uchiyama

# Self Introduction



**Kazuhide Uchiyama, University of Electro-Communications,  
Information Security Engineering Program @Cra2yPierr0t**

I started building my own CPU to understand assembly language.

I have been an FPGA lover since then. I was researching a side-channel attack.

The abstract Chisato Nisikigi is my Internet name.

# Self Introduction



**Yuki Azuma, University of Tsukuba, Department of Physics @heppoko\_yuki**

I love to know how things work by building stuff from scratch. ex) OS, CPU

Recent work is accelerating the simulation code of cosmic fluid dynamics in my belonging lab.

## Workshop 1

[Home](#) → [Workshop 1](#)

\* If you encounter menus do not work upon clicking, delete your browser's cache.

### Open Source PDKs and EDAs, Community Experiences toward Democratization of Chip Design

Organizer : Makoto Ikeda (The University of Tokyo) &  
Mehdi Saligane (University of Michigan)

Since its launch in 2020, the Open MPW shuttle program has received over 500 project submissions spanning 9 shuttles. This workshop will explore various topics related to designers' experiences, including measured results, foundry perspectives, and governmental expectations.

#### About Makoto Ikeda

Makoto Ikeda received his BE, ME, and Ph.D. degrees all in EE department of the University of Tokyo in 1991, 1993, and 1996, respectively. He is now a full professor at d.lab, the University of Tokyo. This workshop is co-organized with Dr. Mehdi Saligane of University of Michigan.

1. Design experience: "The Journey of Two Novice LSI Enthusiasts: Tape-Out of CPU+RAM in Just One Month", Kazuhide Uchiyama, University of Electro-Communications and Yuki Azuma, University of Tsukuba
2. From Zero to 1000 Open Source Custom Designs in Two Years, Mohamed Kassem, Co-founder and CTO, Efabless
3. The SKY130 Open Source PDK: Building an Open Source Innovation Ecosystem, Steve Kosier, Skywater technology
4. Open Source Chip Design on GF180MCU – A foundry perspective, Karthik Chandrasekaran, Global foundries
5. Japan Foundries' Perspectives on Silicon design democratization, Shiro Hara, Minimal Fab & AIST
6. Google's perspective on Open source PDKs, Open source EDA tools, and OpenMPW shuttle program, Johan Euphrosine and Tim Ansell, Google
7. The Nanofabrication Accelerator Project, Matthew Daniels, NIST
8. Japanese government perspective on Silicon design democratization, Yohei Ogino, The Ministry of Economy, Trade and Industry METI

Stay Updated

Conference Schedule


Travel Information



Contact Information

# We are CPU Enthusiast

- \* CPU is BLACK-BOX
- \* We hate BLACK-BOX
- \* Shine the light and unravel BLACK-BOX!
- \* cpu-dev: The Group of CPU Enthusiasts



Application

Operating System

Computer Architecture

Micro Architecture

Logic

Digital Circuit

Analog Circuit



Device

Physics

# We are CPU Enthusiast

We used FPGA to make CPU then.

But FPGA couldn't satisfy us, LSI is the truth.



cpu-dev group

# Jacaranda-8: our original architecture



Tiny architecture

Implements interrupt


Jacaranda (fake Paulownia)  
桐擬き

<b>mov</b>	<b>add</b>	<b>and</b>	<b>or</b>
<b>not</b>	<b>sll</b>	<b>srl</b>	<b>sra</b>
<b>cmp</b>	<b>je</b>	<b>jmp</b>	<b>ldih</b>
<b>ldil</b>	<b>ld</b>	<b>st</b>	<b>iret</b>

[https://github.com/cpu-dev/cpu-dev.github.io/wiki/jacaranda-8\\_ISA\\_draft](https://github.com/cpu-dev/cpu-dev.github.io/wiki/jacaranda-8_ISA_draft)

# Encounter with Open MPW Shuttle Program

- There's something called Open MPW, apparently.
- They say we can make LSI with it for free.
- Why not join!



**efabless**.com


Sponsored by

**Google**



# Open MPW Shuttle Program

- The shuttle program started by **Efabless**
- Skywater 130nm or GlobalFoundries 180nm
- No production and shipping costs
  - 224 WCSP chips and 2 evaluation boards
- All tools and PDK are open source
  - Skywater PDK and OpenLANE
- The 40 entries that pass the test among those submitted are randomly selected



# PDK Announced

As part of the FOSSi Foundation's first talk in the dial up talk series, Tim 'mithro' Ansell announced the first, manufacturable 130nm PDK.

# MPW-TWO

Submission deadline for the first run of the no cost MPW shuttle program.






# OpenLANE Overview

# OpenLANE

- RTL-to-GDSII compiler made from a combination of about 20 OSS
- It's all put together in a Docker container
- Write Verilog and config and run to generate GDSII



# Configuration of OpenLANE

- Read the documentation and write the TCL

```
16 set script_dir [file dirname [file normalize [info script]]]
17
18 set ::env(DSIGN_NAME) user_proj_example
19
20 set ::env(VERILOG_FILES) "\
21   $::env(CARAVEL_ROOT)/verilog/rtl/defines.v \
22   $script_dir/../../verilog/rtl/user_proj_example.v" — path to verilog files
23
24 set ::env(DSIGN_IS_CORE) 0
25
26 set ::env(CLOCK_PORT) "wb_clk_i" ————— clock port
27 set ::env(CLOCK_NET) "counter.clk"
28 set ::env(CLOCK_PERIOD) "10" ————— clock period
29
30 set ::env(FP_SIZING) absolute
31 set ::env(DIE_AREA) "0 0 900 600" ————— die size
32
33 set ::env(FP_PIN_ORDER_CFG) $script_dir/pin_order.cfg
34
35 set ::env(PL_BASIC_PLACEMENT) 1
36 set ::env(PL_TARGET_DENSITY) 0.05
37
```

config.tcl

## Floorplanning

Variable	Description
FP_CORE_UTIL	The core utilization percentage. (Default: 50 percent)
FP_ASPECT_RATIO	The core's aspect ratio (height / width). (Default: 1)
FP_SIZING	Whether to use relative sizing by making use of FP_CORE_UTIL or absolute one using DIE_AREA. (Default: "relative" - accepts "absolute" as well)
DIE_AREA	Specific die area to be used in floorplanning. Specified as a 4-corner rectangle "x0 y0 x1 y1". Units in um (Default: unset)
FP_IO_MODE	Decides the mode of the random IO placement option. 0=matching mode, 1=random equidistant mode

## Placement

Variable	Description
PL_TARGET_DENSITY	The desired placement density of cells. It reflects how spread the cells would be on the core area. 1 = closely dense. 0 = widely spread (Default: 0.55)
PL_TIME_DRIVEN	Specifies whether the placer should use time driven placement. 0 = false, 1 = true (Default: 0)
PL_LIB	Specifies the library for time driven placement (Default: LIB_TYPICAL)
PL_BASIC_PLACEMENT	Specifies whether the placer should run basic placement (by running initial placement, increasing the minimum overflow to 0.9, and limiting the number of iterations to 0 = false, 1 = true (Default: 0)

# Run OpenLANE

- OpenLANE is executed with  
\$ make <design name>

```
cra2ypierr0t@magical-box ~ /caravel_user_project | fc583ec6 mpw-3 | make user_proj_example
export CARAVEL_ROOT=/home/cra2ypierr0t/caravel_user_project/caravel && cd openlane && make user_proj_example
make[1]: ディレクトリ '/home/cra2ypierr0t/caravel_user_project/openlane' に入ります
#####
[INFO]:
OPENLANE

[INFO]: Version: 2021.11.23_01.42.34
[INFO]: Running non-interactively
[INFO]: Using design configuration at /home/cra2ypierr0t/caravel_user_project/openlane/user_proj_example/confi
[INFO]: Sourcing Configurations from /home/cra2ypierr0t/caravel_user_project/openlane/user_proj_example/config
[INFO]: PDKs root directory: /home/cra2ypierr0t/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/cra2ypierr0t/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library is set to: sky130_fd_sc_hd
```


- If successful, GDSII is  
generated with the analysis  
results

```
LVS Summary:
Source: /home/cra2ypierr0t/caravel_user_project/openlane/user_proj_example/runs/user_proj_example/result
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
-----

Antenna Summary:
Source: /home/cra2ypierr0t/caravel_user_project/openlane/user_proj_example/runs/user_proj_example/report
Number of pins violated: 3
Number of nets violated: 3
[INFO]: check full report here: /home/cra2ypierr0t/caravel_user_project/openlane/user_proj_example/runs/
[INFO]: There are no max slew violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow Completed Without Fatal Errors.
mkdir -p ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/OPENLANE_VERSION ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/PDK_SOURCES ../signoff/user_proj_example/
cp user_proj_example/runs/user_proj_example/reports/final_summary_report.csv ../signoff/user_proj_exampl
make[1]: ディレクトリ '/home/cra2ypierr0t/caravel_user_project/openlane' から出ます
cra2ypierr0t@magical-box ~ /caravel_user_project | fc583ec6 mpw-3 |
```

# Generating GDSII

- Takes about 5 hours depending on the design
- Open MPW requirement is to be reproducible from the repository



Generated GDSII



# Open Source Silicon Slack



- 5676 members, 154 channels
- Community for OpenMPW questions and EDA tools OSS
- Supreme Developers Community

**Nalankumar S** 7:41 AM  
Anyone Pls help to solve this error...  
Thanks  
IMG\_20211229\_041011.jpg

**Alexander Monakhov** 8:17 AM  
Our design gets a DRC failure in precheck on stage "Klayout Metal Minimum Clear Area Density". The only info in output.xml from Klayout which seems relevant is <description>0.4 min li1 ca pattern density</description>. May be somebody can suggest us a way to avoid this error?

**Hadir Khan** 9:14 AM  
Do we need to pull the latest commit of caravel-lite (instead of mpw-3a tag) before we run `make user_project_wrapper`?

**Hadir Khan** 4:21 PM  
I am getting an error in the openlane flow like:

```
[ERROR: GRT-0076] Net CONTROL_LOGIC_SRAM12_WRAPPER_ram_din0[0] not properly covered.  
Error: resizer_routing_timing.tcl, 67 GRT-0076  
[ERROR]: during executing openroad script /openlane/scripts/openroad/resizer_routing_timing.tcl  
[ERROR]: Exit code: 1  
[ERROR]: last 10 lines:  
child process exited abnormally
```

What does this "not properly covered" mean? (edited)

## #general

✓ Joined · 2,374 members · General discussion channel around the Google SkyWat

## #sky130

✓ Joined · 2,371 members · General discussion channel around the Google SkyWat

## #announcements

✓ Joined · 945 members

## #shuttle

✓ Joined · 525 members · mpw2 tags: OpenLANE: v0.15, caravel\_user\_project: mp

## #openlane

✓ Joined · 643 members · Discussion about OpenLANE: An automated RTL to GDS

## #analog-design ← analog circuit channel

766 members · Channel for discussion about designing mixed-signal integrated circu

## #caravel

✓ Joined · 283 members · discussion on the Caravel test harness

## #openram ← OpenRAM channel

✓ Joined · 313 members · Discussion channel for using the OpenRAM open-source

## #efabless

✓ Joined · 291 members · Discussion channel for using the SKY130 process on the

## #magic

359 members

**One month to tapeout**

# Tapeout timeline

☆ Death March to tapeout ☆

2020 Jul.



7/11 OpenMPW Announced

2021 Aug.



8/13 Kazu wrote  
Japanese article of  
OpenMPW Introduction

Sep.



9/20 MPW-3 Announced

Oct.



10/4 Yuki and Kazu  
decided to submit our  
project

10/29 Deadline  
extended

Nov.




11/15 MPW-3  
new deadline

11/11 1:34 Tapeout test  
succeeded!

**2023 Jun 10**

**Our chips have arrived!**

# Day 0



We already had CPU HDL design then.

**Verilog design**

RTL Synthesis

Floorplanning

Placement

Static Timing Analysis

GDS2 design

Precheck

Tapeout check

LSI chip

- OpenMPW入門 改訂版
  - OpenMPWとは
  - 宣伝
  - 環境構築
  - OpenLANEの概要
    - OpenLANEのインストール
    - OpenLANEの動作確認
    - OpenLANEの設定
  - Caravelの概要
    - Caravelのインストール
    - Caravelの動作確認
    - Caravelのファイル構造
    - Caravelにおけるデザインのビルド
    - Caravelのドキュメント
- OpenMPWで自分のデザインを焼こう！
  1. 烧きたいデザインを用意する
  2. 自分のデザインにCaravel用のインターフェースを生成する
    - WishboneとLogic Analyzerの違い
    - Wishbone interfaceを作る
    - Logic Analyzerを扱う
    - mproj.ioを扱う
    - 割込みの扱い方
  3. 自分のデザインをGDSIIにする
    - 設定ファイルを書く
    - GDSIIを生成
  4. user\_project\_wrapperに自分のデザインを加える
    - 追記:user\_defines.vを編集
  5. シミュレーションで動作を確認する
    - シミュレーション環境のインストール
      - 使うファイルを指定する
      - ファームウェアを書く
      - テストベンチを書く
      - Makefileをコピーする
      - シミュレーションを実行する
  6. OpenLANEの設定をする
    - CLOCK\_NETの変更
    - CLOCK\_PERIODの変更
    - FP\_PIN\_MACRO\_HOOKSの

## OpenMPW入門 改訂版

質問、修正案、その他連絡は@cra2yP1err0tマデ

久々に以前書いた入門記事を読んだら日本語は雑だし内容は古いしこの世の終わりみたいな出来だったので90nmに備えて書きます。

オレオレLSIを焼きたいですよね？ 焼きましょう。 Skywater社がPDKを公開し、OSSなGDSIIコンパイラであるOpenLANEも生まれました。そしてGoogleの出資によってEfablessが無料でLSIを作らせてくれるプログラム、Open MPW Shuttle Programをスタートしました。今こそオレオレLSIを焼くチャンスです。あなたの作りたいチップをGoogleの金で作りましょう！

### OpenMPWとは

OpenMPW(Open Multi Project Wafer)はEfablessにGoogleが出資して生まれたシャトルプログラムであり、ホームページには次の文言が書かれています。

The shuttle provides opportunities for designers to experiment and push the state-of-the-art without having to reconcile the risk associated with the cost of fabrication. The shuttle program is open to anyone, provided that their project is fully open source and meets the other program requirements. Costs for fabrication, packaging, evaluation boards and shipping are covered by Google for this program.

出典：[https://efabless.com/open\\_shuttle\\_program](https://efabless.com/open_shuttle_program)

このシャトルはデザイナーに製造コストに纏わるリスクを負うことなく、実験し、最先端を追求する機会を提供します。シャトルプログラムは、プロジェクトが完全にオープンソースであり、一定の要件を満たしていれば、誰でも参加することができます。製造、パッケージング、評価ボード、そして送料は全てGoogleが負担します。

つまりデザインをオープンソースにすれば**完全無料**で自分の半導体を作るプログラムという事ですね。これは熱い、参加するしかない、Google最高一生ついていきます。

と言っても提出された全てのデザインを焼いてくれるという訳ではなく、いくつかの条件が存在しています。

- 提出された中からランダムに40のプロジェクトが選ばれる
- デザインをオープンソースにすること
- レイアウトをリポジトリから再現可能にすること
- ライセンス諸々
- Caravel(後述)の使用
- ブリックツールをパスしていること

今すぐにも自分のHDLをLSIにしたい気持ちは分かりますが、必要な事がちょっと多いので少しずつやっていきましょう。

この次は各ツールの概要に入りますが、既に知っておりインストール済みなら飛ばして頂いて構いません。

### 宣伝

高位合成ツール、RgGenを使ったWalkthroughが生まれました！

[RgGen X OpenMPWでLSIを焼こう！](#)

### 環境構築


まずはOpenMPWの開発を始めるための最低限の環境を構築しましょう。Linux/M1/Mac/Intel

# Day 0

When Kazu knew the OpenMPW.  
He was so fascinated.

No Japanese, No Knowledge

→ [VLSI.JP](https://vlsi.jp) !



# Day 1

Our journey had started in Fukui.

10/4


19:00 Created Empty Project

14:30 Installed PDK · OpenLANE

Fukui Prefecture

21:30@Haneda Created Efabless account and GitHub repository

9:00 Decided to start





Ohminato Shrine since 1621

Installation point

Oshima Island in Fukui: The beginning



# ~Day 9

Jacaranda-8 couldn't be synthesized as it was.

To enable synthesis, the battle with Yosys began...

Verilog design

RTL Synthesis

Floorplanning

Placement

Static Timing Analysis

GDS2 design

Precheck

Tapeout check

LSI chip

# Day 10

Ultimately, synthesis succeed.

Next battle target is... OpenROAD

Verilog design



RTL Synthesis

Floorplanning

Placement

Static Timing Analysis



GDS2 design



Precheck

Tapeout check



LSI chip

layer 5 moved from (1630520, 195880).  
layer 5 moved from (1450520, 195880).  
layer 5 moved from (1270520, 195880).  
layer 5 moved from (1090520, 195880).  
layer 5 moved from (910520, 195880).  
layer 5 moved from (730520, 195880).  
layer 5 moved from (550520, 195880).  
layer 5 moved from (370520, 195880).  
layer 5 moved from (190520, 195880).  
layer 5 moved from (10520, 195880).  
layer 5 moved from (-8480, 195880).  
layer 5 moved from (2928100, 15880).  
layer 5 moved from (2890520, 15880).  
layer 5 moved from (2710520, 15880).  
layer 5 moved from (2530520, 15880).  
layer 5 moved from (2350520, 15880).  
layer 5 moved from (2170520, 15880).  
layer 5 moved from (1990520, 15880).  
layer 5 moved from (1810520, 15880).  
layer 5 moved from (1630520, 15880).  
layer 5 moved from (1450520, 15880).  
layer 5 moved from (1270520, 15880).  
layer 5 moved from (1090520, 15880).  
layer 5 moved from (910520, 15880).  
layer 5 moved from (730520, 15880).  
layer 5 moved from (550520, 15880).  
layer 5 moved from (370520, 15880).  
layer 5 moved from (190520, 15880).  
layer 5 moved from (10520, 15880).  
layer 5 moved from (-8480, 15880).  
layer 5 moved from (2928100, -3120).  
layer 5 moved from (2890520, -3120).  
layer 5 moved from (2710520, -3120).  
layer 5 moved from (2530520, -3120).  
layer 5 moved from (2350520, -3120).  
layer 5 moved from (2170520, -3120).


```
urxvt
1[ 0.0%] 5[ 3.9%] 9[ 0.0%] 13[ 0.7%]
2[ 0.7%] 6[ 2.0%] 10[ 0.0%] 14[ 0.0%]
3[ 0.0%] 7[ 0.0%] 11[ 99.3%] 15[ 0.0%]
4[ 100.0%] 8[ 0.0%] 12[ 0.0%] 16[ 1.3%]
Mem[ 15.2G/15.6G] Tasks: 82, 306 thr; 2 running
Swp[ 9.23G/14.9G] Load average: 1.44 1.17 1.45
Uptime: 12:52:21

  PID USER      PRI  NI  VIRT   RES   SHR  S CPU% MEM%   TIME+  Command
 77152 yuki       20   0 21.3G 11.8G  64 R 98.9 74.1  4:28.77 openroad -exit /openLANE_flow/s
  610 root       20   0 1678M 5084 1424 S  4.0  0.0 15:16.05 /usr/lib/Xorg :0 -seat seat0 -a
  719 root       20   0 2244M 8220 4496 S  2.0  0.1 1:02.68 containerd --config /var/run/do
 4664 root       20   0 2244M 8220 4496 S  2.0  0.1 0:03.47 containerd --config /var/run/do
 73576 yuki       20   0 10964 2060 280 S  1.3  0.0 0:09.08 htop
 75024 yuki       20   0 11076 2508 412 R  0.7  0.0 0:07.89 htop
   1 root       20   0 161M 1352 104 S  0.0  0.0 0:01.63 /sbin/init
  346 root       20   0 80160 672 316 S  0.0  0.0 0:01.64 /usr/lib/systemd/systemd-journ
  359 root       20   0 30576 632 320 S  0.0  0.0 0:00.69 /usr/lib/systemd/systemd-udev
  505 avahi      20   0 12656 824 520 S  0.0  0.0 0:01.76 avahi-daemon: running [Akagi.lo
  506 dbus      20   0 13844 752 360 S  0.0  0.0 0:00.88 /usr/bin/dbus-daemon --system -
  510 dhcpcd    20   0 3208 512 284 S  0.0  0.0 0:00.37 dhcpcd: [master] [ip4] [ip6]
  511 root       20   0 3340 484 372 S  0.0  0.0 0:00.45 dhcpcd: [privileged actioneer]
  512 dhcpcd    20   0 2968 0 0 S  0.0  0.0 0:00.01 dhcpcd: [network proxy]
  513 dhcpcd    20   0 2968 0 0 S  0.0  0.0 0:00.00 dhcpcd: [control proxy]
  514 root       20   0 174M 380 180 S  0.0  0.0 0:00.20 /usr/lib/systemd/systemd-logind
  515 avahi      20   0 12388 4 0 S  0.0  0.0 0:00.00 avahi-daemon: chroot helper
  590 root       20   0 32800 4 4 S  0.0  0.0 0:00.13 /usr/bin/cupsd -l
  591 root       20   0 9944M 7156 0 S  0.0  0.0 0:56.93 /usr/bin/dockerd -H fd://
  593 root       20   0 8976 0 0 S  0.0  0.0 0:00.00 sshd: /usr/bin/ssh -D [listene
  596 root       20   0 225M 16 4 S  0.0  0.0 0:00.05 /usr/bin/lightdm

F1 Help F2 Setup F3 Search F4 Filter F5 Tree F6 SortBy F7 Nice F8 Nice F9 Kill F10 Quit
```

# OUT OF MEMORY!!!

# Build Cycle




# Day 11

SUPER Long Building time: 8 hours!

3 build/Day

Days remaining x 3

= Number of Build opportunities



# Day 11

Integrate other macro was impossible...

we didn't have knowledge and no documents about macro placement.

Generating SRAM by Auto-Routing

Wanted to use OpenRAM

```
module data_mem(addr, w_data, w_en, r_data, clock);
  input [7:0] addr;
  input [7:0] w_data;
  input w_en;
  input clock;
  output [7:0] r_data;

  reg [7:0] mem[0:255];

  assign r_data = mem[addr];

  always @(posedge clock) begin
    if(w_en) begin
      mem[addr] <= w_data;
    end else begin
      mem[addr] <= mem[addr];
    end
  end
end
endmodule
```

**Novice's RAM (Causes long build time)**

Layer	Routing Direction	Original Resources	Derated Resources	Resource Reduction (%)
li1	Vertical	1252815	1221055	2.54%
met1	Horizontal	1670420	1413182	15.40%
met2	Vertical	1252815	1251648	0.09%
met3	Horizontal	835210	834336	0.10%
met4	Vertical	501126	494233	1.38%
met5	Horizontal	167042	166464	0.35%

```
[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0103] Extra Run for hard benchmark.
[ERROR]: During executing: "openroad -exit /openLANE_flow/scripts/openroad_routing_timing.tcl & lef >Stdout /project/openlane/computer/runs/complement/15-resizer_timing.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child killed: segmentation violation
[ERROR]: Please check openroad_log file
[ERROR]: Dumping to /project/openlane/computer/runs/computer/error.log
[INFO]: Calculating Runtime From the Start...
[INFO]: flow failed for computer/11-10_13-53 in 0h28m46s
```

```
Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 648 nets, Circuit 2 contains 647 nets. *** MISMATCH ***
Result: Netlists do not match.
```

```
vel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/metrics.csv'.
[WARNING]: There are max slew violations in the design at the typical corner. Please refer to '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/signoff/22-rcx_sta.slew.rpt'.
[WARNING]: There are max capacitance violations in the design at the typical corner. Please refer to '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/signoff/22-rcx_sta.slew.rpt'.
[ERROR]: There are hold violations in the design at the typical corner. Please refer to '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/signoff/22-rcx_sta.min.rpt'.
[INFO]: Saving current set of views in '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/cra2ypierr0t/workspace/caravel_jacaranda-8_GF180/openlane/computer/runs/22_11_18_22_00/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: The failure may have been because of the following warnings:
```

# FACING MANY ERRORS!!!

# Day 12 ~ 20

## Configuration Battle, We are beginner

```
set ::env(CLOCK_PORT) wb_clk_i
set ::env(CLOCK_NET) wb_clk_i
set ::env(CLOCK_PERIOD) 500

#set ::env(SYNTH_STRATEGY) "DELAY 2"

set ::env(PL_TARGET_DENSITY) 0.40
set ::env(FP_SIZING) absolute
set ::env(DIE_AREA) "0 0 1000 1000"
#set ::env(FP_CORE_UTIL) 6
#set ::env(FP_SIZING) relative

set ::(DECAP_CELL) "sky130_ef_sc_hd__decap_12"

set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) 0
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) 1
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) 0.2
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) 1
set ::env(QUIT_ON_HOLD_VIOLATIONS) 0
set ::env(GLB_RT_ADJUSTMENT) 0.30

set ::env(FP_PIN_ORDER_CFG) $script_dir/pin_order.cfg

set ::env(VDD_NETS) [list {vccd1}]
set ::env(GND_NETS) [list {vssd1}]

set ::env(DIODE_INSERTION_STRATEGY) 4
```

← What is this


← What is this  
← What is this

← What is this

← What is this  
← What is this  
← What is this  
← What is this  
← What is this

← What is this  
← What is this

← What is this





# Day 21 ~ 30

Job Logs for 50b594c (eda7f068-4225-4a6e-9c6e-a2e073f7a53b)

```
STDOUT: {{Project GDS Info}} user_project_wrapper: cddff5d8278d72b42f0b0990d31e1be59fd2284f
STDOUT: {{START}} Tapeout Started
STDOUT: {{Step Update}} Generating Final Layout: Step 1 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 2 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 3 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 4 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 5 of 5
STDOUT: Final GDS File caravel_0003ba28.gds sha1sum: b72ae30649d440f1e3167c353928214419920da0
STDOUT: {{Step Update}} Converting Final Layout from GDS to OAS
STDOUT: Final OAS File caravel_0003ba28.oas sha1sum: 4f9db9a6f297343ff940fba967e867665ab0ea32
STDOUT: {{Step Update}} Executing Check 1 of 2: Klayout Metal Minimum Clear Area Density
STDERR: [ WARN ] MET Density Check Result: GDS has 1 DRC violations.
STDOUT: {{Step Update}} Executing Check 2 of 2: Klayout Field Oxide Mask Density
STDERR: [ WARN ] FOM Density Check Result: GDS has 0 DRC violations.
STDOUT: {{FINISH}} Executing Finished, the full logs can be found in u6145_yuhkiya/design/caravel_jacaranda-8/jobs
/tapeout/eda7f068-4225-4a6e-9c6e-a2e073f7a53b/logs
```

Mysterious Tapeout Check

Verilog design

RTL Synthesis

Floorplanning

Placement

Static Timing Analysis


GDS2 design

Precheck

Tapeout check


LSI chip

DO  
完



NE  
成





Inst Mem?

Data Mem?

CPU?

のの Dyuk!  
@heppoko\_yuki



...

Jacaranda-8到着しました！  
Jacaranda-8 has arrived!

[#efabless](#) [#openMPW](#)





9:12 AM · Jun 10, 2023 · 3,544 Views




# Caravel Harness

- Management SoC of the OpenMPW design
- We can connect it by wishbone and logic analyzer wire
- Simulation with caravel is also provided.
  - Simulation including MSoC behavior is available



instruction write on 0x3000\_0000:

```
wishbone_data[15:8] = address[7:0]
wishbone_data[7:0] = data[7:0]
```



address	description	note
255	UART FLAG REGISTER 1(UFR1)	
254	UART FLAG REGISTER 2(UFR2)	read only
253	UART TX DATA(UTD)	
252	UART RX DATA(URD)	read only
251	GPIO OUT	
250	interrupt vector	
249	GPIO IN	read only

UART FLAG REGISTER 1(UFR1)

7-1	1	0
reserved	rx_en	tx_en

UART FLAG REGISTER 2(UFR2)

7-1	1	0
reserved	receive_flag	busy_flag

```

ldi 01
mov r0, r3
ldi ff
st r3, r0      // [0xff] ← 0x01 ; set status register
ldi 41
mov r0, r3
ldi fd
mov r1, r3
ldi fe
ld r2, r3
ldi 01
and r2, r3
cmp r2, r3
ldi 0c
je r3          // while([0xfe] == 0x01); ; wait until tx ready
st r1, r0     // set 'A' to TX register
ldi 06
jmp r3        // loop

```

```

void
main()
{
    #include "instr.c"
    gpio_config_io();

    reg_gpio_mode1 = 1;
    reg_gpio_mode0 = 0;
    reg_gpio_ien = 1;
    reg_gpio_oe = 1;

    reg_gpio_out = 1;

    reset();

    // set reset to high
    reg_la0_data = 1;
    reg_mprj_xfer = 1;
    while (reg_mprj_xfer == 1);

    // set uart clk frequency
    write(UART_CLK_FREQ, 1000000);

    for(int i = 0; i < 29; ++i) {
        write(IMEM_WRITE, i << 8 | mem[i]);
    }

    reg_la0_data = 0;
    reg_mprj_xfer = 1;
    while (reg_mprj_xfer == 1);

    while(1) {
        reg_gpio_out = 0x0;
        delay(1000000);
        reg_gpio_out = 0x1;
        delay(1000000);
    }
}

```





KEYSIGHT TECHNOLOGIES

Cursors

Mode Manual

Source 1

Cursors X1

Units

Auto Scale Push Fine


Default Setup

Entry

Push to Select

Intensity

1



# Summary

- \* Finally, we could make our LSI without knowledge of semiconductor engineering
- \* Open Source Silicon slack members helped us much
- \* Fundamental documentation for newbie is not enough
- \* Welcome to #japan-region

# Expectations for OpenSourceSilicon

\* **JAPAN!! COME ON!!**

\* Please write documentation more friendly for Software Engineer

\* We expect for widespread use in the field of computational science!

expecting next system like GRAPE (N-body sim accelerator)

\* Please give us more recent PDK!

# Acknowledgement

- \* **Efabless, Skywater, OpenSourceSilicon Slack, Google**

Thank you for pleasant opportunities and support for us!

- \* **Shumpei Kawasaki-san and RISC-V Days Tokyo**

Thank you for inviting to precious Presentation time!

- \* **Kristopher Tate-san and Takahiro Kinoshita-san**

Thank you for rent an oscilloscope

- \* **And you...**

We wish you a pleasant RISC-V Day and  
Good luck with the democratized LSI future!