### The Journey of Two Novice LSI Enthusiasts: Tape-Out of CPU+RAM in Just One Month

### Yuki Azuma / Kazuhide Uchiyama

RISC-V Day Tokyo 2023 Summer 2023/06/20

### Self Introduction



Kazuhide Uchiyama, University of Electro-Communications, Information Security Engineering Program @Cra2yPierr0t

I started building my own CPU to understand assembly language.

I have been an FPGA lover since then. I was researching a side-channel attack.

The abstract Chisato Nisikigi is my Internet name.

### **Self Introduction**



Yuki Azuma, University of Tsukuba, Department of Physics @heppoko\_yuki

I love to know how things work by building stuff from scratch. ex) OS, CPU


Recent work is accelerating the simulation code of cosmic fluid dynamics in my belonging lab.


ABOUT PROGRAM	PLENARY & PANEL	S COURSES & WORKSHOPS	AUTHORS	ATTENDEES	MEDIA	GENERAL
Workshop 1						
WORKSHOP 1						
Home + Workshop 1						
If you encounter menus do not	work upon clicking, delete	your browser's cache.				
Open Source PDK	s and EDAs, Co	mmunity Experie	ences towa	rd Democrat	ization of	f Chip Design
Organizer : Makoto Ikeda (The I Mehdi Saligane (Un						
Since its launch in 2020, the On	on MDW shuttle program b	as received over 500 project	submissions snap	ning 9 shuttles. This w	workshop will av	plore various topics relate
Since its launch in 2020, the Op to designers' experiences, inclu		A DESCRIPTION OF A DESC			vorkshop will ex	plore various topics relate
to designers' experiences, inclu		A DESCRIPTION OF A DESC			vorkshop will ex	plore various topics relate
to designers' experiences, inclui About Makoto Ikeda Makoto Ikeda received his BE, M	ding measured results, fou ME, and Ph.D. degrees all	ndry perspectives, and gover	nmental expectatio	ns. 991, 1993, and 1996,		
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, M d.lab, the University of Tokyo. Ti	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz	ndry perspectives, and gover in EE department of the Univ ed with Dr. Mehdi Saligane o	nmental expectatio ersity of Tokyo in 1 f University of Mich	ns. 991, 1993, and 1996, igan.	respectively. He	e is now a full professor a
to designers' experiences, inclui About Makoto Ikeda Makoto Ikeda received his BE, M	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L	ndry perspectives, and gover in EE department of the Univ ed with Dr. Mehdi Saligane o	nmental expectatio ersity of Tokyo in 1 f University of Mich	ns. 991, 1993, and 1996, igan.	respectively. He	e is now a full professor a
to designers' experiences, inclui About Makoto Ikeda Makoto Ikeda received his BE, M d.lab, the University of Tokyo. Th <b>  1. Design experience: "The</b>	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba	ndry perspectives, and gover in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o	nmental expectatio ersity of Tokyo in 1 <sup>t</sup> f University of Mich <b>f CPU+RAM in Ju</b>	ns. 991, 1993, and 1996, igan. st One Month", Kazu	respectively. He	e is now a full professor a
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, M d.lab, the University of Tokyo. Ti I. Design experience: "The Communications and Yuki Azur	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs i	ndry perspectives, and gover in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthuslasts: Tape-Out o In Two Years, Mohamed Kas	nmental expectatio ersity of Tokyo in 1: f University of Mich f CPU+RAM in Jus isem, Co-founder a	ns. 991, 1993, and 1996, igan. <b>st One Month",</b> Kazu nd CTO, Efabless	respectively. He	e is now a full professor a
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, 1 d.lab, the University of Tokyo. Ti I. Design experience: "The Communications and Yuki Azu I. From Zero to 1000 Open 1	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs is PDK: Building an Open	ndry perspectives, and gover in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o in Two Years, Mohamed Kas Source Innovation Ecosys	nmental expectatio ersity of Tokyo in 1 f University of Mich f CPU+RAM in Jus esem, Co-founder a tem, Steve Kosier,	ns. 991, 1993, and 1996, igan. <b>st One Month",</b> Kazu nd CTO, Efabless Skywater technology	respectively. He	e is now a full professor a
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, 1 d.lab, the University of Tokyo. Ti 1. Design experience: "The Communications and Yuki Azu 1. From Zero to 1000 Open 3 1. The SKY130 Open Source	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs is PDK: Building an Open n on GF180MCU – A foun	In EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o In Two Years, Mohamed Kas Source Innovation Ecosys dry perspective, Karthik Ch	nmental expectatio ersity of Tokyo in 1: f University of Mich f CPU+RAM in Jus issem, Co-founder a tem, Steve Kosier, andrasekaran, Glot	ns. 991, 1993, and 1996, igan. at One Month", Kazu nd CTO, Efabless Skywater technology pal foundries	respectively. He	e is now a full professor a
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, 1 d.lab, the University of Tokyo. Ti   1. Design experience: "The Communications and Yuki Azu   2. From Zero to 1000 Open 1   3. The SKY130 Open Source   4. Open Source Chip Design	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs or PDK: Building an Open a on GF180MCU – A foun ctives on Silicon design	In EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthuslasts: Tape-Out o in Two Years, Mohamed Kat Source Innovation Ecosys dry perspective, Karthik Ch democratization, Shiro Hara	nmental expectatio ersity of Tokyo in 1: f University of Mich <b>f CPU+RAM in Jus</b> seem, Co-founder a tem, Steve Kosier, andrasekaran, Glot , Minimal Fab & At:	ns. 991, 1993, and 1996, igan. at One Month", Kazu nd CTO, Efabless Skywater technology bal foundries ST	respectively. Hi	e is now a full professor a University of Electro-
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, i d.lab, the University of Tokyo. Ti   1. Design experience: "The Communications and Yuki Azu   2. From Zero to 1000 Open 1   3. The SKY130 Open Source   4. Open Source Chip Design   5. Japan Foundries' Perspe	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs of DFK: Building an Open in on GF180MCU – A foun ctives on Silicon design of Open source PDKs, Open	in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o In Two Years, Mohamed Kas Source Innovation Ecosys dry perspective, Karthik Ch democratization, Shiro Hara a source EDA tools, and Op	nmental expectatio ersity of Tokyo in 1: f University of Mich <b>f CPU+RAM in Jus</b> seem, Co-founder a tem, Steve Kosier, andrasekaran, Glot , Minimal Fab & At:	ns. 991, 1993, and 1996, igan. at One Month", Kazu nd CTO, Efabless Skywater technology bal foundries ST	respectively. Hi	e is now a full professor a University of Electro-
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, M d.lab, the University of Tokyo. Ti   1. Design experience: "The Communications and Yuki Azur   2. From Zero to 1000 Open 1   3. The SKY130 Open Source   4. Open Source Chip Design   5. Japan Foundries' Perspec   6. Google's perspective on the	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs i PDK: Building an Open in on GF180MCU – A foun ctives on Silicon design of Open source PDKs, Open elerator Project, Matthew	in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o In Two Years, Mohamed Kas Source Innovation Ecosys dry perspective, Karthik Ch democratization, Shiro Hara a source EDA tools, and Op Daniels, NIST	nmental expectatio ersity of Tokyo in 1! I University of Mich I CPU+RAM in Jue seem, Co-founder a tem, Steve Kosier, andrasekaran, Glot , Minimal Fab & Al: eenMPW shuttle pr	ns. 991, 1993, and 1996, igan. st One Month", Kazu nd CTO, Efabless Skywater technology pal foundries ST ST ST	respectively. He hide Uchiyama, osine and Tim A	e is now a full professor a University of Electro- 
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, M J.lab, the University of Tokyo. Ti J. Design experience: "The Communications and Yuki Azu [2. From Zero to 1000 Open S J. The SKY130 Open Source [4. Open Source Chip Design [5. Japan Foundries' Perspection of [6. Google's perspective on the [7. The Nanofabrication Accel	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs i PDK: Building an Open in on GF180MCU – A foun ctives on Silicon design of Open source PDKs, Open elerator Project, Matthew	in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o In Two Years, Mohamed Kas Source Innovation Ecosys dry perspective, Karthik Ch democratization, Shiro Hara a source EDA tools, and Op Daniels, NIST	nmental expectatio ersity of Tokyo in 1! I University of Mich I CPU+RAM in Jue seem, Co-founder a tem, Steve Kosier, andrasekaran, Glot , Minimal Fab & Al: eenMPW shuttle pr	ns. 991, 1993, and 1996, igan. st One Month", Kazu nd CTO, Efabless Skywater technology pal foundries ST ST ST	respectively. He hide Uchiyama, osine and Tim A	e is now a full professor a University of Electro- 
to designers' experiences, inclu About Makoto Ikeda Makoto Ikeda received his BE, M J.lab, the University of Tokyo. Ti J. Design experience: "The Communications and Yuki Azu [2. From Zero to 1000 Open S J. The SKY130 Open Source [4. Open Source Chip Design [5. Japan Foundries' Perspection of [6. Google's perspective on the [7. The Nanofabrication Accel	ding measured results, fou ME, and Ph.D. degrees all his workshop is co-organiz Journey of Two Novice L ma, University of Tsukuba Source Custom Designs i PDK: Building an Open in on GF180MCU – A foun ctives on Silicon design of Open source PDKs, Open elerator Project, Matthew	in EE department of the Univ ed with Dr. Mehdi Saligane o SI Enthusiasts: Tape-Out o In Two Years, Mohamed Kas Source Innovation Ecosys dry perspective, Karthik Ch democratization, Shiro Hara a source EDA tools, and Op Daniels, NIST	nmental expectatio ersity of Tokyo in 1 University of Mich I CPU+RAM in Jus issem, Co-founder a tem, Steve Kosier, andrasekaran, Giot , Minimal Fab & Al: enMPW shuttle pi Dgino, The Ministry	ns. 991, 1993, and 1996, igan. st One Month", Kazu nd CTO, Efabless Skywater technology bal foundries ST rogram, Johan Euphr of Economy, Trade a	respectively. He hide Uchiyama, osine and Tim A	e is now a full professor a University of Electro- 

**Contact Information** 

### We are CPU Enthusiast

- \* CPU is BLACK-BOX
- \* We hate BLACK-BOX
- \* Shine the light and unravel BLACK-BOX!
- \* cpu-dev: The Group of CPU Enthusiasts






### We are CPU Enthusiast

We used FPGA to make CPU then.

But FPGA couldn't satisfy us, LSI is the truth.







cpu-dev group

# Jacaranda-8: our original architecture



Tiny architecture

Implements interrupt

Jacaranda (fake Paulownia) 桐擬き

mov	add	and	or
not	sll	srl	sra
cmp	je	jmp	ldih
ldil	ld	st	iret

https://github.com/cpu-dev/cpu-dev.github.io/wiki/jacaranda-8 ISA draft

### **Encounter with Open MPW Shuttle Program**

- There's something called Open MPW, apparently.
- They say we can make LSI with it for free.
- Why not join!




# efabless:

Sponsored by Google

### **Open MPW Shuttle Program**

- The shuttle program started by Efabless
- Skywater 130nm or GlobalFoundries 180nm
- No production and shipping costs
  - 224 WCSP chips and 2 evaluation boards
- All tools and PDK are open source
  - Skywater PDK and OpenLANE
- The 40 entries that pass the test among those submitted are randomly selected






#### **PDK Announced MPW-TWO** As part of the FOSSi Foundation's first talk in the dial up talk series, Submission deadline for Tim 'mithro' Ansell announced the the first run of the no cost first, manufacturable 130nm PDK. MPW shuttle program. MPW-FOUR MPW-SIX Nov Late 2020 2021 2022 → 2020 2021 MPW-THREE MPW-FIVE June Mid Submission deadline for the first run of the no cost MPW shuttle program. **MPW-ONE**

### sky130(skywater 130nm process)


- Developed by Cypress and manufactured by Skywater
- Began to be used around 2001
- 2020 PDK released by Google and Skywater



# **OpenLANE Overview**

### OpenLANE

- RTL-to-GDSII compiler made from a combination of about 20 OSS
- It's all put together in a Docker container
- Write Verilog and config and run to generate GDSII



# **Configuration of OpenLANE**

• Read the documentation and write the TCL



### config.tcl

#### Floorplanning

Variable	Description
FP_CORE_UTIL	The core utilization percentage. (Default: 50 percent)
FP_ASPECT_RATIO	The core's aspect ratio (height / width). (Default: 1)
FP_SIZING	Whether to use relative sizing by making use of FP_CORE_UTIL or absolute one using DIE_AREA. (Default: "relative" - accepts "absolute" as well)
DIE_AREA	Specific die area to be used in floorplanning. Specified as a 4- corner rectangle "x0 y0 x1 y1". Units in um (Default: unset)
FP_IO_MODE	Decides the mode of the random IO placement option. 0=matching mode, 1=random equidistant mode


#### Placement

Variable	Description
PL_TARGET_DENSITY	The desired placement density of cells. It reflects how spread the cells would be on the core area. 1 = closely dense. 0 = widely spread (Default: 0.55)
PL_TIME_DRIVEN	Specifies whether the placer should use time driven placement. 0 = false, 1 = true (Default: 0)
PL_LIB	Specifies the library for time driven placement (Default: LIB_TYPICAL)
PL_BASIC_PLACEMENT	Specifies whether the placer should run basic placemen not (by running initial placement, increasing the minimu overflow to 0.9, and limiting the number of iterations to 0 = false, 1 = true (Default: 0)
	Coordine whether the places should are initial places

### **Run OpenLANE**

 OpenLANE is executed with \$ make <design name>

 If successful, GDSII is generated with the analysis results



- INFO]: Version: 2021.11.23\_01.42.34
- INFO]: Running non-interactively
- INFO]: Using design configuration at /home/cra2ypierr0t/caravel\_user\_project/openlane/user\_proj\_example/confi


cra2ypierr0t@magical-box > -/caravel\_user\_project > 2 fc583ec6 mpw-3 • > make user proj example

- INF0]: Sourcing Configurations from /home/cra2ypierr0t/caravel\_user\_project/openlane/user\_proj\_example/config
- INFO]: PDKs root directory: /home/cra2ypierr@t/pdks
- INFO]: PDK: sky130A
- INFO]: Setting PDKPATH to /home/cra2ypierr@t/pdks/sky130A
- INFO]: Standard Cell Library: sky130\_fd\_sc\_hd

#### VS Summary: ource: /home/cra2ypierr0t/caravel\_user\_project/openlane/user\_proj\_example/runs/user\_proj\_example/result VS reports no net, device, pin, or property mismatches. otal errors = 0 itenna Summary: ource: /home/cra2ypierr0t/caravel user project/openlane/user proj example/runs/user proj example/report umber of pins violated: 3 umber of nets violated: 3 INFO]: check full report here: /home/cra2ypierr@t/caravel\_user\_project/openlane/user\_proj\_example/runs/ INFO]: There are no max slew violations in the design at the typical corner. [INFO]: There are no hold violations in the design at the typical corner. [INFO]: There are no setup violations in the design at the typical corner. [SUCCESS]: Flow Completed Without Fatal Errors. mkdir -p ../signoff/user\_proj\_example/ cp user\_proj\_example/runs/user\_proj\_example/OPENLANE\_VERSION ../signoff/user\_proj\_example/ cp user\_proj\_example/runs/user\_proj\_example/PDK\_SOURCES ../signoff/user\_proj\_example/ cp\_user\_proj\_example/runs/user\_proj\_example/reports/final\_summary\_report.csv\_../signoff/user\_proj\_exampl make[1]: ディレクトリ '/home/cra2ypierr0t/caravel\_user\_project/openlane' から出ます cra2ypierr@t@magical-box / ~/caravel\_user\_project / fc583ec6 mpw-3 •

# **Generating GDSII**

- Takes about 5 hours depending on the design
- Open MPW requirement is to be reproducible from the repository



**Generated GDSII** 

# **Open Source Silicon Slack**


- 5676 members, 154 channels
- Community for OpenMPW questions and EDA tools OSS
- Supreme Developers Community



0	
Ste	#general
Think	✓ Joined + 2,374 members + General discussion channel around the Google SkyWat
	#sky130
	Joined • 2,371 members • General discussion channel around the Google SkyWat
	#announcements
DA	<ul> <li>Joined + 945 members</li> </ul>
	#shuttle
	Joined • 525 members • mpw2 tags: OpenLANE: v0.15, caravel_user_project: mpv
	#openlane
ы	Joined · 643 members · Discussion about OpenLANE: An automated RTL to GDS
	<b>#analog-design analog circuit channel</b> 766 members · Channel for discussion about designing mixed-signal integrated circuit
	#caravel
	<ul> <li>✓ Joined · 283 members · discussion on the Caravel test harness</li> </ul>
ay be	#openram - OpenRAM channel
	$\star$ Joined $\cdot$ 313 members $\cdot$ Discussion channel for using the OpenRAM open-source
	#efabless
	✓ Joined · 291 members · Discussion channel for using the SKY130 process on the
	#magic
	359 members

# One month to tapeout

### **Tapeout timeline**



8/13 Kazu wrote Japanese article of OpenMPW Introduction 10/4 Yuki and Kazu decided to submit our project

11/11 1:34 Tapeout test succeeded!

2023 Jun 10

**Our chips have arrived!** 

### Day 0

C cpu-dev/jacaranda-8 Make						
CONTRACTOR AND A DESCRIPTION OF A DESCRI					🛇 Edit Pins + 🗌 © Watch 💈 + 🛛 Y	Fork 1) + 🗘 Star 4 +
○ Code ○ Issues IN Pull requests	⊙ Actions ⊞ Projects Ⅲ V	riki 🛈 Security 🖂 Insights 🛞 Settings				
	p master - probranches	©∎taps	Go to file	Add file * O Code +	About ®	
	Your master branch is     Protect this branch from force y	n't protected sching or deletion, or require status checks Sefore merger	g Laam mane	Protect this branch ×	A basic 8-bit processor for education	
	Q Cra2yPierr0t (祝)終意		ActiveTc Of	1 Apr 22, 2020 🕲 87 commits	<ul> <li>☆ 4 stars</li> <li>⊗ 2 watching</li> </ul>	
	in src	(紀)終期		3 years ago	Y 1 fork. Report repusitory	
	gitignore	nanka		3 years ago		
	README.md	trittal commit.		4 years ago	Releases	
	README.md			1	No rotegies gu/bished Croute a new rolease	
	jacaranda-8				Packages	
	A basic 8-bit processor for e	ducation			his packages politished Problem your first package	
					Contributors 2	
					and Heppokoyuki Heppoko	
					CrazyPierrot CrazyFierrOt	
					Languages	
					<ul> <li>Verilog 76.7%          <ul> <li>C 10.0%</li> <li>C++ 5.2%</li> <li>Assembly 4.0%</li> </ul> </li> <li>Makofile 1.5%</li> </ul>	

Verilog design **RTL Synthesis** Floorplanning Placement Static Timing Analysis GDS2 design Precheck Tapeout check LSI chip

We already had CPU HDL design then.

### VLSI.JP

#### To Article Index

- OpenMPW入門改訂版
  - OpenMPWとは
     宣伝
  - <u>量位</u> ○ 環境構築
  - OpenLANEの概要
  - OpenLANEのインストール
  - OpenLANEの動作確認
  - OpenLANEの設定
  - Caravelの概要
  - · Caravelのインストール
  - Caravelの動作確認
  - <u>Caravelのファイル構造</u>
  - <u>Caravelにおけるデザインの</u> ビルド
  - Caravelのドキュメント
  - <u>OpenMPWで自分のデザインを焼</u>
     <u>こう1</u>
  - 1. 焼きたいデザインを用意す
     全
  - 2. 自分のデザインにCaravel 用のインターフェースを生や す
    - Wishbone & Logic
    - Wishbone2Logic
       Analyzerの違い
       Wishbone interfaceを作
    - Wishbone inter
       <u>a</u>
    - Logic Analyzerを扱う
    - mprj ioを扱う
    - <u>割り込みの扱い方</u>
  - <u>3. 自分のデザインをGDSIIに</u> <u>する</u>
    - 設定ファイルを置く
  - <u>GDSIIを生成</u>
  - <u>4. user\_project\_wrapperに自</u> 分のデザインを加える
    - <u>適記:user\_defines.vを</u>
    - 福生
  - <u>5. シミュレーションで動作を</u> 確認する
    - シミュレーション環境の インストール
  - 使うファイルを指定する
  - ファームウェアを書く
     テストベンチを書く
  - <u>ナストヘンナを書く</u>
     Makefileをコピーする
  - シミュレーションを実行 する
  - 6. OpenLANEの設定をする
    - <u>CLOCK\_NETの変更</u>
    - <u>CLOCK\_PERIODの変更</u>
       <u>EP\_PDN\_MACRO\_HOCKSの</u>

OpenMPW入門 改訂版

質問、修正案、その他連絡は@Cra2yPierrOtマデ

久々に以前書いた入門記事を読んだら日本語は雑だし内容は古いしこの世の終わりみたいな出来 だったので90nmに備えて書きます。

オレオレLSIを焼きたいですよね?焼きましょう。Skywater社がPDKを公開し、OSSなGDSIIコン バイラであるOpenLANEも生まれました。そしてGoogleの出資によってErablessが無料でLSIを 作らせてくれるプログラム、Open APW Shuttle Programをスタートしました。今こそオレオ しSIを焼くチャンスです。あなたの作りたいチップをGoogleの金で作りましょう!

#### OpenMPWとは

**OpenMPW**(Open Multi Project Wafer)は**Efabless**にGoogleが出資して生まれたシャトルプログラムであり、ホームページには次の文言が書かれています。

The shuttle provides opportunities for designers to experiment and push the state-of-the-art without having to reconcile the risk associated with the cost of fabrication. The shuttle program is open to anyone, provided that their project is fully open source and meets the other program requirements. Costs for fabrication, packaging, evaluation boards and shipping are covered by Google for this program.

#### 出典: https://efabless.com/open\_shuttle\_program

このシャトルはデザイナーに製造コストに編わるリスクを負うことなく、実験し、最先端を追求 する機会を提供します。シャトルプログラムは、プロジェクトが完全にオープンソースであり、 一定の要件を満たしていれば、誰でも参加することができます。製造、パッケージング、評価ボ ード、そして送料は全てGoogleが負担します。

つまりデザインをオープンソースにすれば完全無料で自分の半導体を作れるプログラムという事ですね。これは熱い、参加するしかない、Google最高一生ついていきます。

と言っても提出された全てのデザインを焼いてくれるという訳ではなく、いくつかの条件が存在 しています。

- 提出された中からランダムに40のプロジェクトが選ばれる
- デザインをオープンソースにすること
- レイアウトをリポジトリから再現可能にすること
- ライセンス諸々
- ・ Caravel(後述)の使用
- プリチェックツールをパスしていること
- 今すぐにでも自分のHDLをLSIにしたい気持ちは分かりますが、必要な事がちょっと多いので少し ずつやっていきましょう。

この次は各ツールの概要に入りますが、既に知っておりインストール済みなら飛ばして頂いて構 いません。

宣伝

高位合成ツール、RgGenを使ったWalkthorughが生えました!

#### RgGen × OpenMPWでLSIを焼こう!

#### 環境構築

まずはOneoMPWの服務を始めるための最低限の環境を構築しましょう。Linux/M1 Mac/Intel

### Day 0


When Kazu knew the OpenMPW. He was so fascinated.

No Japanese, No Knowledge → <u>VLSI.JP</u> !



### Day 1

### Our journey had started in Fukui.






Oshima Island in Fukui: The beginning

### ~Day 9

Jacaranda-8 couldn't be synthesized as it was.


To enable synthesis, the battle with Yosys began...



### Day 10

Ultimately, synthesis succeed.


Next battle target is... OpenROAD



# **OUT OF MEMORY!!!**

450520, 195880).										
270520, 195880).	urxvt									
090520, 195880).										
0520, 195880).	1[		0.0%	-	5[		3.9%]		9[	0.0%] 13[  0.7%]
0520, 195880).	2[]		0.7%	-	6[		2.0%]		9[	0.0%] 14[ 0.0%]
0520, 195880).	3[		0.0%	-	7[		0.0%]		1[	[[[[]]]] [ 0.0%]
0520, 195880). 🛸					8[		0.0%]		2[	0.0%] 16[   1.3%]
9520, 195880).							A REAL PROPERTY OF A REAL PROPER			82, 306 thr; 2 running
20, 195880).	Swp		111111	TH I		9.23G	/14.9G]			verage: 1.44 1.17 1.45
30, 195880).								Up	time:	12:52:21
28100, 15880).		1000						-		
390520, 15880).	PID		PRI		VIRT	RES		CPU%		
710520, 15880).	77152		20		21.3G	the local of Million in				4:28.77 openroad -exit /openLANE_flow/
30520, 15880).	610		20		1678M	5084				9 15:16.05 /usr/lib/Xorg :0 -seat seat0 -a
350520, 15880).	719		20		2244M	8220				L 1:02.68 containerdconfig /var/run/d 0:03.47 containerdconfig /var/run/d
70520, 15880).	4664		20		2244M	8220				0 0:09.08 htop
90520, 15880).	73576		20		10964	2060 2508				9 0:07.89 htop
10520, 15880).	75024		20		11076 161M	1352				0 0:01.63 /sbin/init
30520, 15880).		root	20		80160	672				0:01.64 /usr/lib/systemd/systemd-journ
50520, 15880).	346 1		20		30576	632				0:00.69 /usr/lib/systemd/systemd-udevd
70520, 15880).	359 1		20		12656	824				0:01.76 avahi-daemon: running [Akagi.l
90520, 15880).		avahi	20		13844	752				9 0:00.88 /usr/bin/dbus-daemonsystem
520, 15880).	506 0		20	0	3208	512				0 0:00.37 dhcpcd: [master] [ip4] [ip6]
520, 15880).		dhcpcd	20	Θ	3340	484	204 3	0.0	6.6	0 0:00.45 dhcpcd: [privileged actioneer]
520, 15880).	511 1		20		2968	404	0 5		6.6	0:00.01 dhcpcd: [network proxy]
520, 15880).		dhcpcd	20	0	2968	0	0 5			
520, 15880).		dhcpcd	20	0	174M	380	180 5			
0, 15880).	514 r		20	0			0 5		0.0	
0, 15880).	515 a		20		12388	4	4 5		0.0	0 0:00.13 /usr/bin/cupsd -l
28100, -3120).	590 r		20		32800	4			0.0	0 0:56.93 /usr/bin/dockerd -H fd://
00520, -3120).	591 r		20		9944M	7156	0 5		0.0	0 0:00.00 sshd: /usr/bin/sshd -D [lister
10520, -3120).	593 r		20	0	8976	0	0 5	0.0	0.0	0 0:00.05 /usr/bin/lightdm
-3120)	<u>596</u> r	oot	20	0	225M	16		0.0		F8Ntcel F9CUL F10QUL
60520, -3120).	F1Help F	2Setup	Searc	DF4	Filter	<b>F5</b> Inee	10501	HEAVE /	wree	
UJLO, JILO,	A set free set of a second	And in case of the local division of the loc								

layer 5 moved from (1630520, 195880) layer 5 moved from (14 l layer 5 moved from (12 layer 5 moved from (10 layer 5 moved from (910 layer 5 moved from (730 layer 5 moved from (550 layer 5 moved from (370 layer 5 moved from (190 ayer 5 moved from (1052 ayer 5 moved from (-848 layer 5 moved from (29 layer 5 moved from (28 layer 5 moved from (27 layer 5 moved from (25 layer 5 moved from (23 layer 5 moved from (21 layer 5 moved from (19 layer 5 moved from (18 layer 5 moved from (163 laver 5 moved from (145 layer 5 moved from (12) layer 5 moved from (109 ayer 5 moved from (9105 ayer 5 moved from (7305 ayer 5 moved from (5505 ayer 5 moved from (3705 ayer 5 moved from (1905 yer 5 moved from (10520 ver 5 moved from (-8486 Layer 5 moved from (292 layer 5 moved from (289 layer 5 moved from (271 ayer 5 moved from (253 ayer 5 moved from (235




### Day 11

SUPER Long Building time: 8 hours!

3 build/Day

Days remaining x 3

= Number of Build opportunities



### Day 11

# Integrate other macro was impossible...

we didn't have knowledge and no documents about macro placement.

Generating SRAM by Auto-Routing

Wanted to use OpenRAM

```
module data mem(addr, w data, w en, r data, clock);
    input [7:0] addr;
    input [7:0] w_data;
    input w en;
    input clock;
    output [7:0] r data;
    reg [7:0] mem[0:255];
    assign r data = mem[addr];
    always @(posedge clock) begin
        if(w en) begin
            mem[addr] <= w data;</pre>
        end else begin
            mem[addr] <= mem[addr];</pre>
        end
    end
endmodule
```

Novice's RAM (Causes long build time)

	Routing	Original	Derated	Resource
	Direction	Resources	Resources	Reduction (%)
	Vertical	1252815	1221055	2.54%
met1	Horizontal	1670420	1413182	15.40%
	Vertical	1252815	1251648	
met3	Horizontal	835210	834336	
met4	Vertical	501126	494233	
met5	Horizontal	167042	166464	

INFO GRT-01011 Running extra iterations to remove overflow. FINFO GRT-01031 Extra Run for hard benchmark.

Circuit 1 contains 2 devices, Circui [INFO]: The failure may have been because of the following warnings: Circuit 1 contains 648 nets,

el jacaranda-8 GF180/openlane/computer/runs/22 11 18 22 00/reports/manufactural

INFO]: Created metrics report at '../home/cra2ypierr0t/workspace/caravel\_jacara da-8\_GF180/openlane/computer/runs/22\_11\_18\_22\_00/reports/metrics.csv'.

WARNING]: There are max slew violations in the design at the typical corner. Pl ase refer to '../home/cra2ypierr0t/workspace/caravel jacaranda-8 GF180/openlane computer/runs/22\_11\_18\_22\_00/reports/signoff/22-rcx\_sta.slew.rpt'.

WARNING]: There are max capacitance violations in the design at the typical con ner. Please refer to '../home/cra2ypierr0t/workspace/caravel\_jacaranda-8\_GF180/c penlane/computer/runs/22\_11\_18\_22\_00/reports/signoff/22-rcx\_sta.slew.rpt'.

[INFO]: Saving current set of views in '../home/cra2ypierr0t/workspace/caravel j

[INFO]: Generating final set of reports...

[INFO]: Created manufacturability report at '../home/cra2ypierr@t/workspace/cara vel jacaranda-8 GF180/openlane/computer/runs/22\_11\_18\_22\_00/reports/manufactural

[INFO]: Created metrics report at '../home/cra2ypierr0t/workspace/caravel\_jacara nda-8\_GF180/openlane/computer/runs/22\_11\_18\_22\_00/reports/metrics.csv'.

[INFO]: Saving runtime environment...


Circuit 2 contains 647 nets. \*\*\* MISMATCH \*\*\*


Result: Netlists do not match.

# **FACING MANY ERRORS!!!**

### Day 12 ~ 20

### Configuration Battle, We are beginner






### Day 21 ~ 30


Job Logs for 50b594c (eda7f068-4225-4a6e-9c6e-a2e073f7a53b)

STDOUT: {{Project GDS Info}} user\_project\_wrapper: cddTf5d82/8d/2b42fbbb990d31e1be59fd2284f
STDOUT: {{StART}} Tapeout Started
STDOUT: {{Step Update}} Generating Final Layout: Step 1 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 3 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 4 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 5 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 5 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 5 of 5
STDOUT: {{Step Update}} Generating Final Layout: Step 5 of 5
STDOUT: Final GDS File caravel\_0003ba28.gds sha1sum: b72ae30649d440f1e3167c353928214419920da0
STDOUT: {{Step Update}} Converting Final Layout from GDS to 0AS
STDOUT: Final 0AS File caravel\_0003ba28.oas sha1sum: 4f9db9a6f297343ff940fba967e867665ab0ea32
STDOUT: {{Step Update}} Executing Check 1 of 2: Klayout Metal Minimum Clear Area Density
STDERR: [ WARN ] MET Density Check Result: GDS has 1 DRC violations.
STDOUT: {{Step Update}} Executing Finished, the full logs can be found in u6145\_yuhkiya/design/caravel\_jacaranda-8/jobs
/tapeout/eda7f068-4225-4a6e-9c6e-a2e073f7a53b/logs

### **Mysterious Tapeout Check**




# DO デ



NE 成





100 µm




Jacaranda-8到着しました! Jacaranda-8 has arrived!

#### #efabless #openMPW



9:12 AM · Jun 10, 2023 · 3,544 Views










### **Caravel Harness**

- Management SoC of the OpenMPW design
- We can connect it by wishbone and logic analyzer wire
- Simulation with caravel is also provided.
  - Simulation including MSoC behavior is available









```
ldi 01
mov r0, r3
ldi ff
st r3, r0
               // [0xff] \leftarrow 0x01 ; set status register
ldi 41
mov r0, r3
ldi fd
mov r1, r3
ldi fe
ld r2, r3
ldi 01
and r2, r3
cmp r2, r3
ldi 0c
je r3
               // while([0xfe] == 0x01); ; wait until tx ready
st r1, r0
               // set 'A' to TX register
ldi 06
jmp r3
               // loop
```

```
void
main()
    #include "instr.c"
   gpio_config_io();
   reg_gpio_mode1 = 1;
   reg_gpio_mode0 = 0;
   reg_gpio_ien = 1;
   reg_gpio_oe = 1;
   reg_gpio_out = 1;
   reset();
   reg_la0_data = 1;
   reg_mprj_xfer = 1;
   while (reg_mprj_xfer == 1);
   write(UART_CLK_FREQ, 10000000);
    for(int i = 0; i < 29; ++i) {</pre>
        write(IMEM_WRITE, i << 8 { mem[i]);</pre>
   reg_la0_data = 0;
   reg_mprj_xfer = 1;
   while (reg_mprj_xfer == 1);
   whtle(1) {
       reg_gpio_out = 0 \times 0;
        delay(1000000);
       reg_gpio_out = 0x1;
        delay(1000000);
```





### Summary

\* Finally, we could make our LSI without knowledge of semiconductor engineering

- \* Open Source Silicon slack members helped us much
- \* Fundamental documentation for newbie is not enough
- \* Welcome to #japan-region

### Expectations for OpenSourceSilicon

### \* JAPAN!! COME ON!!

- \* Please write documentation more friendly for Software Engineer
- \* We expect for widespread use in the field of computational science!

expecting next system like GRAPE (N-body sim accelerator)

\* Please give us more recent PDK!

### Acknowledgement

### \* Efabless, Skywater, OpenSourceSilicon Slack, Google

Thank you for pleasant opportunities and support for us!

\* Shumpei Kawasaki-san and RISC-V Days Tokyo

Thank you for inviting to precious Presentation time!

\* Kristopher Tate-san and Takahiro Kinoshita-san

Thank you for rent an oscilloscope

\* And you...

We wish you a pleasant RISC-V Day and Good luck with the democratized LSI future!