



国内顧客によるSiFive RISC-V 搭載チップ発表!

SiFiveの最新技術のご紹介

RISC-V Days Tokyo 2021 Spring April 22, 2021





国内顧客によるSiFive RISC-V 搭載チップ発表!

SiFiveの最新動向・発表のご紹介



SiFiveユーザ動向: ArchiTek社がSiFive RISC-V 搭載チップ発表

2021年3月18日(木)

ArchiTekとSiFiveは、セキュリティや プライバシーを保ち柔軟にエッジAI処 理を可能にするAiOnIc®プロセッサを 開発

AiOnIc[®] Edge Al Processor





Edge Al Processor "AiOnIc®" (アイオニック)

- Process: TSMC 12nm(N12FFC)
- Packadge: FCCSP(12mm×12mm), 484 pins, 0.5mmピッチ
- Die Size: 4.5mm×4.5mm
- Operating Voltage: 0.9V, 1.8V
- CPU: SiFive RISC-V(E34)
- SRAM: 8MB
- I/F: DDR4, Ethernet, UART, I2C, I2S, SPI, QSPI, GPIO
- Clock Freq: ∼600MHz
- "aIPE" Engines
 - Digital signal processing
 - Conventional sort
 - Multi functional DMA
 - Inverse matrix operation
 - FFT
 - GPGPU
 - CV
 - Conventional multiplication addition

2021/2/8発表




独自アーキテクチャ『aIPE』を搭載した 初の自社チップ『AiOnIc®』のサンプルを開発

12nmプロセスの採用で小型・低消費電力を実現し エッジAIプロセッサのデファクトを狙う

ArchiTek株式会社は、

独自アーキテクチャ『aIPE(ArchiTek Intelligence® Pixel Engine)』を搭載した 初の自社チップ『AiOnIc®(アイオニック)』のサンプルを開発しました。 『aIPE』は世界で開発されているエッジAIプロセッサをリードする新しい構造です。 NEDO事業※1に於いて、自動運転に不可欠なSLAM※2では汎用CPUと比較して1/20の処理時間短縮、 骨格、姿勢推定を実行するOpenPose※3ではGPUと比べて約3.8倍の動作速度を実現しました。




AiOnIc®



■アプリケーション

『AiOnIc®』はあらゆるセンサーのデータをエッジでリアルタイムに処理してメタデータ (言葉や数字などで表現できる小さな情報)に変換することで、セキュリティやプライバシーの 問題を気にすることなく「Edge to Edge」をワンチップで実現します。

	店舗監視 AIカメラ	・監視、万引き防止 ・来客カウント ・動線解析
	見守り	・介護施設 ・託児所、保育園 ・家庭
	物流 ロボット	・搬送口ボット、AGV ・業務用車両
######################################	ドローン	・農業など一次産業・計測、検査、点検
	ドラレコ 運転支援	・運転支援、危険予測 ・車内外の監視 ・運転者のモニタリング





SiFive collaborates with Intel Foundry Services

SiFive collaborates with new Intel Foundry Services (IFS) to enable innovative new RISC-V computing platforms

(March 25, 2021 : <u>SiFive Blog</u> by Patrick Little, President & CEO, SiFive)

I am excited to see Intel's new **Foundry services business** (IFS)We're pleased to see Intel recognize the utility and opportunity for the RISC-V instruction set architecture in partnering to enable SiFive's industry-leading Core IP portfolio to enable a new wave of leadingedge technology. The advantages of SiFive Core IP and the newly added choice of **IFS(Intel Foundry Services)**' new business services and leading-edge high-performance capabilities enable our customers to develop these next-generation computing platforms.

(March 23, 2021 : Intel CEO Pat Gelsinger Announces "IDM 2.0" Strategy for Manufacturing, Innovation and Product Leadership)

IDM 2.0 represents the combination of three components that will enable the company to drive sustained technology and product leadership:

- 1. Intel's global, internal factory network for at-scale manufacturing
- 2. Expanded use of third-party foundry capacity
- 3. Building a world-class foundry business, Intel Foundry Services

Intel Foundry Services (IFS) will be differentiated from other foundry offerings with a world-class IP portfolio for customers, including x86 cores as well as ARM and RISC-V ecosystem IPs.



SiFive/OpenFive Tapes Out SoC on TSMC 5nm Technology



SiFive/OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology

(SAN MATEO, Calif., April 13, 2021) — OpenFive, a leading provider of customizable, silicon-focused solutions with differentiated IP, today announced the successful tape out of a high-performance SoC on TSMC's N5 process, with integrated IP solutions targeted for cutting edge High Performance Computing (HPC)/AI, networking, and storage solutions.

The SoC features an OpenFive High Bandwidth Memory (HBM3) IP subsystem and D2D I/Os, as well as a SiFive E76 32-bit CPU core. The HBM3 interface supports 7.2Gbps speeds allowing high throughput memories to feed domain-specific accelerators in compute-intensive applications including HPC, AI, Networking, and Storage. OpenFive's low-power, lowlatency, and highly scalable D2D interface technology allows for expanding compute performance by connecting multiple dice together using an organic substrate or a silicon interposer in a 2.5D package.

The SiFive E7-Series is a high performance embedded 32-bit processor. The E76 configuration of the E7-Series includes SiFive Insight Trace and Debug technology, which enables core instruction trace streaming off-chip. This feature is a requirement for debugging complex real-time software stacks, as well as software verification and certification, providing software developers with deep insights into the performance and behavior of their applications.



NVIDIA、Armベースのデータセンター向けCPU「Grace」発表

(2021年04月13日)

米NVIDIAは、オンラインで開催の年次カンファレンス「GTC 2021」で、 同社としては初になるデータセンター向けCPU「Grace」

「複雑なAIと構成のコンピューティングワークロードで現在最速とされるサーバの10倍の性能を提供するArmベースのプロセッサ」を発表した。

「Armの技術を採用することで、NVIDIAはGraceを巨大規模のAIおよびHPC専用のCPUとして設計した。GPUおよびDPU(データ処理装置)と組み合わせることで、Graceは、コンピューティングのための3番目の基盤テクノロジーと、AIを進歩させるためにデータセンターを再構築する機能を提供する。NVIDIAは今や、3つのプロセッサを提供する企業になった」と語った。NVIDIAは昨年9月、英Armをソフトバンクから買収することで合意した。(まだ買収は完了していない。)



▽ルネサスとSiFive車載用次世代ハイエンドRISC-Vソリューションの共同開発で提携

RENESAS



(2021年4月21日)

ルネサス エレクトロニクス株式会社とSiFive, Inc.は、このたび、車載アプリケーション向けに 次世代のハイエンドRISC-Vソリューションの共同開発をするために戦略的パートナシップを締結

したことを発表します。

本提携は、SiFiveがRISC-Vコア IPポートフォリオをルネサスに ライセンス供与することも含み ます。





SiFive RISC-V Core IP Portfolio



2 Series

Power & area optimized 2-3-stage single-issue pipeline

3/5 Series

Efficient performance 5-6-stage single-issue pipeline

7 Series

High performance 8-stage, dual-issue superscalar pipeline

VI7 Series

High performance vector 8-stage, dual-issue with integrated vector unit

8 Series

Maxium performance 3-wide 12-stage out-oforder superscalar pipeline

U Cores

64-bit application cores

Linux, datacenter, network baseband

U5 Series

Linux-capable application processors

> U54, U54-MC

U7 Series

High performance Linuxcapable processors

> U74, U74-MC

VIU7 Series

Linux- capable vector processors

VIU75, VIU75-MC

U8 Series

Highest performance application processors

> U84, U84-MC

S Cores

64-bit embedded Storage, AR/VR Machine learning > \$21

S2 Series

Area-optimized 64-bit microcontrollers

S5 Series

Low-power 64-bit microcontrollers

> S51, S54

S7 Series

High performance 64-bit embedded cores

> S76, S76-MC

E Cores

E2 Series

32-bit embedded MCU, edge computing, AI, IOT > E20, E21, E24

Our smalles, most efficient cores

E3 Series

Balanced performance and efficiency

> E31, E34

E7 Series

High performance 32-bit embedded cores

> E76, E76-MC



SiFive & Renesas Joint Development Partnership

Renesas and SiFive Partner to Jointly-Develop Next-Generation High-End RISC-V Solutions for Automotive Applications

(TOKYO, Japan, and SAN MATEO, Calif., April 21, 2021)

Renesas Electronics Corporation and SiFive, Inc., today announced a strategic partnership to jointly develop next-generation, high-end RISC-V solutions for automotive applications. The partnership will also include SiFive licensing the use of their RISC-V core IP portfolio to Renesas.

"RISC-V is an important element in providing additional capabilities and options for new and existing customers," said Takeshi Kataoka, Senior Vice President, General Manager of Automotive Solution Business Unit at Renesas. "We are very excited to work with SiFive as their lead partner to develop next-generation semiconductor solutions through the collaboration of our accumulated expertise in the automotive field, and SiFive's high-end RISC-V technologies."

Renesas provides automotive solutions including ADAS, Autonomous Driving (AD), Electric Vehicles (EV), and Connected Gateway (CoGW) to customers all over the world by utilizing its diverse portfolio of industry-leading microcontrollers (MCUs) and system-on-chips (SoCs), as well as analog and power products. With a safe, comfortable, and environmentally-conscious society of future mobility in mind, Renesas is exploring the use of next-generation, high-performance RISC-V cores optimized for automotive applications to expand high-end SoC and MCU development capabilities to continue providing innovative and trusted automotive solutions to customers worldwide.



SiFive Intelligence: Machine Learning Solutions

SiFive Intelligence for Modern MachineLearning Architectures Presentation at Linley Spring Processor Conference on April 23

(Linley Spring Processor Conference 2021: April 19 - 23, 2021 Virtual Event)

SiFive has gone a step further with the development of new AI-focused instructions specifically tuned for the acceleration of common machine learning processing. The presentation will demonstrate how these new instructions enable high-performance, low-power inference applications. SiFive Intelligence solutions incorporate multicore, Linux-capable, RISC-V microarchitecture processors with scalable RVV 1.0-specification vector lengths, and provide TensorFlow Lite support.

"SiFive's vision is to take a 'software-first' approach to its SiFive Intelligence products, delivering flexible acceleration strategies that scale with the evolving nature of AI," said Chris Lattner, President of Engineering and Product, SiFive. "RISC-V provides an open specification, making it easier for software to communicate with hardware and encouraging developer creativity. This is a transformative moment, as SiFive expands its presence in the AI space with SiFive Intelligence platforms for the next generation of automotive, mobile, IoT, 5G networking, and data center computing solutions."












SiFive IP Offerings







SiFive IP Offerings







SiFive RISC-V Core IP Portfolio



2 Series

Power & area optimized 2-3-stage single-issue pipeline

3/5 Series

Efficient performance 5-6-stage single-issue pipeline

7 Series

High performance 8-stage, dual-issue superscalar pipeline

VI7 Series

High performance vector 8-stage, dual-issue with integrated vector unit

8 Series

Maxium performance 3-wide 12-stage out-oforder superscalar pipeline

U Cores

64-bit application cores

Linux, datacenter, network baseband

U5 Series

Linux-capable application processors

> U54, U54-MC

U7 Series

High performance Linuxcapable processors

> U74, U74-MC

VIU7 Series

Linux- capable vector processors

VIU75, VIU75-MC

U8 Series

Highest performance application processors

> U84, U84-MC

S Cores

64-bit embedded Storage, AR/VR Machine learning > \$21

S2 Series

Area-optimized 64-bit microcontrollers

S5 Series

Low-power 64-bit microcontrollers

> S51, S54

S7 Series

High performance 64-bit embedded cores

> S76, S76-MC

E Cores

32-bit embedded

MCU, edge computing, AI, IOT > E20, E21, E24

E2 Series

Our smalles, most efficient cores

E3 Series

Balanced performance and efficiency

> E31, E34

E7 Series

High performance 32-bit embedded cores


> E76, E76-MC





SiFive Core Designer


Optimize SiFive RISC-V Core IP for Your Application




- SiFive Core Designer enables configuration of SiFive RISC-V Core IP through an easy to use Web Portal
- Variants are generated with click of a button and are available from the Workspace
- Variants contain
 - RTL matching the configuration, including a testbench and other collateral needed to realize the design
 - Documentation specific to the design
 - Customized bare-metal BSP for easy integration into SiFive's SDKs
 - FPGA bitstreams for common FPGA development boards for easy software benchmarking of the RC



SiFive Core Designer: web-based, simple and easy



within hours







Announcing SiFive™ 21G1 release

21G1 release, Continuous Improvement of SiFive Processors

Previous Releases

Power Improvements

Performance Improvements Area Improvements

up to 25%

2.8x

up to 11%

21G1 Release

- Up to 25% smaller code size
- 35% increase performance for Bit Processing
- Half Precision Floating Point for Al/IoT application
- Optimized SoC integration







The New Generation of Processor

Flexibility in SoC Integration

SiFive Shield™ Security

SiFive Insight™ Accessibility

SiFive Freedom Studio, Software Development

Benefits of the 21G1 Release

Up to 25% Smaller Code size from Improved C-Library, Compiler, toolchain

- Smaller memory footprint, lower cost, lower power consumption
- Fewer cycles required for algorithm computation, lower energy consumption

Bit Manipulation package support (Zba, Zbb)

Al, IoT, Sensor Fusion, Networking, Data compression, Encryption applications accelerated

Half Precision data type support

Acceleration, support for Alalgorithms

SoC Integration / Memory SubSystem Greatly Improved


- Flexibility in memory map, to allow ease of integration of SiFive processors into pre-existing SoC / Memory maps
- Flexibility in reset schemes for wide range of SoCs
- Virtual addressing schemes to allow SiFive processors implementation in variety of systems
- Broader range of SRAM / Peripheral connectivity to processor allowing better trade offs in terms
 of software /hardware computation
- Larger number of Processor interfaces allowing more choices of SoC connectivity to balance bandwidth and computation capability





Migrating to RISC-V while maintaining TrustZone compatibility


Armv8 TrustZone architecture



Emulating TrustZone on RISC-V

	Armv8 TrustZone			
	EL	NS	Mode	
Untrusted App #2	ELO.	Non Secure	User	
Untrusted App #1	ELO	Non Secure	User	
Rich OS	EL1	Non Secure	Supervisor	
Trusted App #2	SEL0	Secure	User	
Trusted App #1	SELU	Secure	User	
Trusted Kernel	SEL1	Secure	Supervisor	
Separation Kernel	EL 2	Secure	Monitor	
RoT/Secure Boot	EL3	Secure	Monitor	








An Open Fine-Grain Security Model for Isolated Code & Data Protection

Multi-Domain Security
Model with Fine Grain
Control

SoC Level Information Control with Hardware Isolation

Data Protection
For Cores, Caches,
Interconnects,
Peripherals
and Memories

WorldGuard, a hardware enforced multi-domain architecture



Emulating TrustZone with WorldGuard

	Armv8 TrustZone			WorldGuard	
	EL	NS	Mode	WID	Mode
Untrusted App #2	ELO	Non Secure	User	7	U
Untrusted App #1		Non Secure	User	6	U
Rich OS	EL1	Non Secure	Supervisor	5	S
Trusted App #2	SEL0	Secure	User	4	U
Trusted App #1		Secure	User	3	U
Trusted Kernel	SEL1	Secure	Supervisor	2	S
Separation Kernel	EL3	Secure	Monitor	1	M
RoT/Secure Boot		Secure	Monitor	0	M



SiFive Silicon and Development Platforms



Supported Debug Transport Hardware - JTAG Probes

Olimex ARM-USB-TINY Probe SiFive HiFive Unmatched PC (Debug Host) Digilent Arty FPGA **Debug Translator** OpenOCD or **Debug Translator SEGGER J-Link** SiFive HiFive1 **SEGGER J-Link Probe** SiFive Learn Inventor





HiFive Unmatched

The World's Fastest Native RISC-V Development Platform




- SiFive FU740 Processor
 - SiFive 7-Series 64-bit RISC-V Core Complex
 - 4x U74-MC & 1 S7 Core
 - 2MB L2 Cache
- 16GB DDR4 Memory
- 32 MB SPI FLASH
- 4x USB 3.2 Gen 1 Ports
- MicroUSB Console Connection
- Mini-ITX PC Form Factor with ATX 24-pin Power Supply Connector
- X16 PCle® Expansion Slot
- (PCIe Gen 3 x8)
- NVME M.2 2280 (PCIe® Gen 3 x4)
- MicroSD Card Slot
- Gigabit Ethernet
- M.2 Key E Wi-Fi/Bluetooth



Eclipse C/C++ Development Environment

- SiFive RISC-V Cross Compiler
- SiFive OpenOCD Debugger
- SEGGER J-LINK Debugger
- SiFive QEMU emulator
- SiFive Freedom E SDK software





RISC-V development tools

- GNU Newlib Toolchain
- OpenOCD
- QEMU
- SDK Utilities
- Trace Decoder
- XC3SPROG








Bare metal software development


- Example programs
- Industry standard benchmarks
- Board support
- Metal library





Embedded Linux software development

- Yocto / OpenEmbedded
- Board support
- Bootloaders
- Device tree binary
- Linux kernel images
- Disk images








Build and Run the Software

- File Import DevKit Examples -Browse
- Select the zip that matches your core
- Select the desired examples and click Finish
- Control-B will build the entire workspace
- Run Debug OpenOCD starts a JTAG Debug Session and Loads the program





SiFive RISC-V Embedded Software Ecosystem





















Open source solutions

Commercial solutions









expresslogic













SiFive RISC-V Linux Software Ecosystem



































さいごに

弊社バーチャルブースに是非お立ち寄りください

SiFive社各プロダクトに関する お問い合わせ、および、サポートは以下の窓口にて承ります ご連絡をお待ちしております



株式会社DTSインサイト LSI Design Service部

お問い合わせ窓口: info-sifive@dts-insight.co.jp

サポート窓口: support-sifive@dts-insight.co.jp