VDEC / d.lab & AI拠点 ~チップの民主化とRISC-V

VDEC / d.lab and AI Chip Design Center ~Chip democratization and RISC-V~

Makoto Ikeda

Systems Design Lab(d.lab), (Electrical Engineering and Information Systems) The University of Tokyo, Japan





RISC-V Day in Tokyo 2021 Autumn / M. Ikeda, U. Tokyo


RISC-V as a piece of Chip design democratization

- Many barrier for chip design,,,
 - − Cost of EDA tools
 → d.lab(VDEC) for academia, AIDC for small industry
 - → OpenSoft EDA?
 - Cost of IPs
 - \rightarrow RISC-V
 - Know how / design cost: Community
 → AIDC,, Agile design at RaaS/d.lab

RISC-V Day in Tokyo 2021 Autumn / M. Ikeda, U. Tokyo








Structure of d.lab

4-wheel driving covering device, design for circuits and systems



Al Chip Design Center

- Activity funded by METI and NEDO from 2018, at VDEC(now d.lab) & AIST
 - Platform for AI chip design in small company and startups
 - EDA tools for engineering samples
 - Verification platform by logic emulator
 - LSI-IP for AI chip design
 - Forum, seminars & materials for AI chip design
 - Chip fabrication gateway for the Advanced process for AI chip



Preparing SoC platform based on RISC-V on Emulator





RISC-V as a piece of Chip design democratization

- Many barrier for chip design,,,
 - − Cost of EDA tools
 → d.lab(VDEC) for academia, AIDC for small industry
 - → OpenSoft EDA?
 - − Cost of IPs
 → RISC-V
 - − Know how / design cost: Community
 → AIDC,, Agile design at RaaS/d.lab



