VLSI Technology page: VANGUARD (VG) – The First Open Source RISC-V SoC Project in Vietnam

QUYNH DO-NGOC (<u>QUYNHDO.ICD@GMAIL.COM</u>) QUAN NGUYEN-HUNG (<u>NGUYENQUAN.ICD@GMAIL.COM</u>) & VLSI TECHNOLOGY PAGE'S COWORKERS


## Agenda

#### Introduction to VLSI Technology page

- Vanguard (VG) open source project
  - VG structure
  - Roadmap and Status
  - Purpose
  - Resource



# Introduction to VLSI Technology page






### Introduction to VLSI Technology page

#### **Engineers**

#### Technical Students

VLSI technology page



More technical students

4

More sharing


More the public discussion

09/18/2020

## Activities

- 1. Discuss and select topics
- 2. Establish a team for each topic
- 3. Make a plan and investigate the selected topics
- 4. Create examples and tutorials
- 5. Publish results as documents or videos

The current content is focused on the design and verification but we are investigating the backend phase.




6

#### First Open Sources **RTL code generation tool** 🖵 nguyenqu **IP** cores SystemVerilog UVM environment Induced Action of the second state of the s <> Code Induxend anicd / Anterna (Letterna and Complete States) SystemC UVM environment III Projects 11 Pull requests Actions Projects <> Code (!) Issues ېې master 🖣 nguyenquanicd / apbUartUvmSystemC nguyenguanicd / FirstX2P Go to file Ac generated from nguyenquanicd/UvmEnvUartApb xdarksad မို master 🗸 <> Code () Issues 11 Pull requests Actions Projects 🕮 Wiki 11 Pull requests <> Code (!) Issues Actions Projects vlsi technology ApbMasterWriteSeq, cApbMasterReadSeq Tác động vào các thanh phần col checker.sv **Online courses** này để tạo testcase mong muốn (cVSequeno coApbTransact (cApbTransact heck in Monitor coApbTransactio (cApbTransaction run\_test() Repo link: https://github.com/nguyenquanicd/VG\_RTL CUSTOMIZE CHANNEL YOUTUBE STUDIO ecker\_top $\Box$ coApbMasterDrive cApbMasterDrive uart\_1 HOME VIDEOS PLAYLISTS CHANNELS DISCUSSIO ABOUT vifApbMaster\_ (ifAobMaster uart\_0 ad (uart\_top) (uart\_top) vifinterrupt\_Rx (ifInterrupt) coApbMasterMonitor (cApbMasterMonitor) vifInterrupt\_T) (ifInterrupt) AppMasterMonitor = SORT BY Uploads PLAY ALL uart\_u0t dut\_top oApbMasterAgentTx coApbMasterAgentR cApbMasterAgent) ad (cAppMasterAgent testTop aimp\_frmMonitorRea (uvm\_analysis\_imp\_frmMonitorRead 18:43 (cScoreboard coEnv #VLSITechnology [VLSIE002] #VLSITechnology [VLSIE002] #VLSITechnology [VLSIE002] #VLSITechnology [VLSIE002] #VLSITechnology - Hướng (cEnv) Bài 3 - Nguyên tắc chèn và... Bài 2 - Biểu diễn giá trị logic.. dẫn biên dịch và mô phóng.. Bài 1 - Giới thiệu về. Giới thiêu khóa... cTest

VLSI technology page


# Vanguard (VG) Open Source Project





VLSI technology page


#### VG Diagram



#### **Detail Function Block**

No.	Sub-System	Description
1	VGC	RISC-V CPU core executes all programs
2	Memory (MEM) bus	Interrupt controller (INTC), JTAG interface (JTAG), Watchdog timer (WDT), Direct Memory Access (DMA), On-chip memory (OCMEM), External Asynchronous NOR-Flash/RAM controller (FRC), DDR4 SDRAM controller (DDRC), Authentication and Security Management (ASM)
3	Display (DP) bus	Direct Memory Access between two sub-system (DMA), Segment Liquid Crystal Displays controller (SLCD), Video Graphics Array controller (VGA), SD Card/eMMC memory controller (CMC)
4	Low Bandwidth Peripheral (LPB) Bus	Timer controller (Timer), Universal Asynchronous Receiver/Transmitter (UART), Pulse-width modulation (PWM), General purpose input/output (GPIO), Reset controller (RESET), Clock controller and generator (CLKG), Serial Peripheral Interface (SPI/QSPI), Controller Area Network (CAN), Inter-Integrated Circuit (I2C), Error management (EM)
5	Configuration (CFG) bus	Read/Write to all configuration registers of peripherals in AXI bus

## RV12 Architecture (Roa logic)



10

The RV12 is a highly configurable single-issue, single-core RV32I, RV64I compliant RISC CPU intended for the embedded market.




## Why is RISC-V?

- First thing: RISC-V is Royalty Free Industry standard Instruction Set Architecture (ISA)
  - It is easy for everyone to access and use ISA in their open projects
  - The open source community will grow strongly like the ISA becomes the more and more popular. In the hardware world, RISC-V role will be same as Linux OS in the software world.
- RISC-V is not only built on FPGA but also proven by the silicon.
  - Some chips are commercial such as products from SiFive<sup>\*1</sup>, Syntacore<sup>\*2</sup>, etc.
- According to SiFive website, the performance of RISC-V chips are comparable to ARM chips. Concretely, SiFive U8-Series should be competitive with ARM Cortex-A72.
- This ISA supports both 32-bit instructions and 16-bit compressed instructions: they can be used in many chips from a small embedded to a high performance processor.

\*1: <u>https://www.sifive.com</u> \*2: <u>https://syntacore.com</u>



#### Roadmap



#### 13

## **RISC-V** Core Development Plan

- First and second version: RISC-V CPU is open source core from Roa logic<sup>\*1</sup> with following modifications:
  - Bus interface unit has been changed from AHB interface to AXI4 interface to improve the system performance
  - The unit test environment of CPU is also updated. Currently, the modification has been completed and verified with these sets of instructions: rv32ui and rv32si from riscv-tests<sup>\*2</sup>
  - RISC-V ISA implements and executions are investigated deeply
- Third version: RISC-V core is improved
  - Architecture: re-design this core to build a superscalar processor

09/18/2020

\*1: <u>https://roalogic.com</u>
\*2: https://github.com/riscv/riscv-tests

### Current Status: Focus on the phase 1

#### RISC-V CPU Core modification and unit test are completed

- Bus systems
  - The design and the basic verification of APB bus are completed. The full simulation environment is being built
  - AXI bus is on-going the design phase
- On-chip Memory is completed
- ► Others: SPI, UART and CAN are completed



#### Purpose

Supply an open source SoC to study, research, and use in Vietnam

Develop a RISC-V SoC on FPGA

Promote a RISC-V community in Vietnam



#### Resource

- Core team: 10 engineers and 2 students
- Short-term supporters (3 months): 5 to 10 members
- Advantage
  - Many students and engineers have a need for academic research
  - Knowledge of RISC-V started to be popular in Vietnam beginning from the universities and institutes
  - Participants will have access right to project knowledge and data soon
- Disadvantage
  - The activities of group are not regular
  - The working time cannot be strictly because membership is voluntary and cannot join full-time
  - No member has a lot of experience in back-end phase



17

## **Questions and Answers**

"

# THANK FOR YOUR ATTENTION!

VLSI TECHNOLOGY PAGE – VIETNAM