# RISC-V® Everywhere

Calista Redmond CEO, RISC-V International

May 2022




# **Open source and collaboration** are strategic to software and hardware across industries and geographies.



This is our time. RISC-V empowers our community to seize growing opportunities




RISC-V CPU core market grows 114.9% CAGR, capturing >14% of all CPU cores by 2025



Computer Consumer Communications Transportation Industrial Other RISC-V

**RISC-V Penetration Rate by 2025** 




"The rise of RISC-V cannot be ignored... RISC-V will shake up the \$8.6 Billion semiconductor IP market." -- William Li, Counterpoint Research



## Nearly a quarter of designs incorporate RISC-V

#### **Projects Incorporating RISC-V by Market Segment**





# The definition of open computing **is RISC-V**

RISC-V is the free and open Instruction Set Architecture

- ... Simple, modular architecture
- ... Open collaboration
- ... Design freedom
- ... Strategic future

## Disruptive **Technology**

### **Barriers**

### Proprietary

Complexity

Design freedom

#### 1500+ base instructions Incremental ISA

Complex and limited, deep investment

#### **RISC-V**

**Simple.** 47 base instructions, Modular ISA

**Complete freedom.** Flexible, open building blocks

Barriers	Proprietary	RISC-V	
License fees, Cost of entry	\$\$\$	Free	
Design cost + constraint	\$\$\$ – Limited	Free – Unlimited	
Strategic risk	Vendor lock in and dependency	<b>Global community.</b> Invested stakeholders, No vendor lock in	

## Unconstrained **Opportunity**



# 2 billion RISC-V cores in market in 2021

RISC-V°

"Deloitte Global predicts that

the market for RISC-V processing cores will double in 2022 from what it was in 2021, and that it will double again in 2023,

as the served addressable market available for RISC-V processing cores continues to expand."

December 2021

>10 billion RISC-V cores in 2021

industry adoption

## Investment and traction accelerate in 2022

## intel

Intel Corporation Makes Deep Investment in RISC-V Community to Accelerate Innovation in Open Computing

RISC-V welcomes Intel to the Board of Directors to collaborate on RISC-V IP

Intel Creates \$1B Innovation Fund To Grow RISC-V Market (And Attract New Foundry Customers) | Karl Freund, Forbes

February 7, 2022



The European Commission announced a new European Chips Act of €15 billion in additional public and private investments until 2030. This adds to €30 billion of public investments previously earmarked.

Tue, Feb 8 2022



We're thrilled to be featured on the @Nasdaq video wall this morning to celebrate our historic moment: a \$2.5B valuation from our Series F round! #RISCV #NoLimits



10:02 am - 16 Mar 2022 - HubSpot



- **Esperanto** 1,000-Core RISC-V AI accelerator.
- Alibaba RISC-V Xuantie processors with 4 open source cloud and edge processors
- **Imagination** RISC-V CPU family, for discrete and heterogeneous computing
- **Seagate** hard disk drive controller with high-performance RISC-V CPU.
- **Ventana** performance chiplet approach to data center SoC design
- **Intel** Nios processor based on RISC-V, designed for performance.



RISC-V CPU core market will grow 115% CAGR, capturing >14% of all CPU cores by 2025

- Semico Research, December 2021

#### Communication AI SoC RISC-V designs will grow 21.2% CAGR from 2019-27 - Semico Research, December 2021

- lelecom & Communications
- Andes RISC-V processor adopted by SK Telecom for AI products.
  - Alibaba supporting Android 12 on their 64-bit RISC-V core emulated in QEMU
  - Sipeed RISC-V chip runs Android 10, RV64 phone coming next
  - Alibaba ported TensorFlow Lite for Al image, audio, and optical in smart devices.
  - **Google** Pixel 6 Titan M2 RISC-V processor, with extra speed and memory, more resilient to advanced attacks.

- **MobileEye** vision-based advanced driver assist systems chips capable of 176 trillion ops per second with 12 RISC-V CPU cores.
- Andes ISO 26262 Functional Safety ASIL D Dev Process Certification for RISC-V embedded automotive safety with Andes processors
- Imagination Technologies GPU linked by a RISC-V core for ASIL-B level designs with ISO 26262 safety critical certification.
- **IAR Systems** extended functional safety of its Embedded Workbench sw tool chain to the RISC-V core of NSITEXE, subsidiary of automotive leader Denso.
- **Europe GaNext** simplifies power converters with GaN power semiconductors with better efficiency and compactness for EV chargers.



2020 RISC-V automotive opportunity 4M cores; growing to 150M cores in 2022 and 2.9B cores by 2025.

– Deloitte, December 2021

RISC-V will capture 10% of the Automotive market by 2025

Counterpoint, September 2021




- **Huawei** Hi3861 RISC-V board for Harmony OS developers for IoT
- Zepp Health / Huami wearable manufacturer OS supporting RISC-V Reference Models for RISC-V P extension
- **GreenWaves** ultra-low power GAP9 hearables platform for scene-aware and neural network-based noise reduction.
- **RIOS Lab** announced PicoRio, an affordable RISC-V open source small-board computer.
- **SiFive** world's fastest development board for RISC-V Personal Computers.

RISC-V will command 28% of the IoT market by 2025

- Counterpoint Technology Market Research, September 2021

## RISC-V-based AI SoCs will grow **73.6% CAGR to 25B units and \$291B in revenue by 2027** – Semico Research, December 2021

- Alibaba Cloud tops MLPerf Tiny v0.7 Benchmark with its IOT processor
- **StarFive** released the world's first RISC-V AI visual processing platform
- **Andes** released superscalar multicore and L2 cache controller processors.
- **NVIDIA CUDA** support on Vortex RISC-V GPGPU enables scaling from 1-core to 32core GPU based on RV32IMF ISA with OpenCL 1.2 graphics API support.







- **Fraunhofer** ported Tensorflow lite to their RISC-V processor core for Edge AI applications incl sensor data evaluation, gesture control, or vibration analysis.
- **Seeed Studio**'s new Sipeed MAIX, a RISC-V 64 Al board for Edge Computing makes it possible to embed Al to any IoT device.
- **Micro Magic** announced an incredibly fast 64-bit RISC-V core achieving 5GHz and 13,000 CoreMarks at 1.1V.
- Western Digital SweRV Core enables spectrum of compute at the edge
- **Microchip** released the first SoC FPGA development kit based on the RISC-V ISA.


- **E4** Monte Cimone Cluster along with DEI-UNIBO contributing to architecture, software, and integration.
- **European Processor Initiative** RISC-V accelerator with first chip Sep 2021
- **Technical University of Munich** (TUM) quantum cryptography chip for quantum computing security demands
- **Tactical Computing Labs** HPC-centric software test suite for GCC and LLVM
- **Cortus** is developing a high-performance RISC-V Out-of-Order processor core for the European eProcessor project.
- **De-RISC** HW-SW platform for multi-core RISC-V SoC for safety critical aerospace


NRISC-V\*

# High Performance Computing



Johanna Baehr of TUM heads a team that has hidden four hardware Trojans on this chip - malicious functions that are integrated directly into the circuits.





## More than 2,700 RISC-V Members across 70 Countries

2800	<b>106 Chip</b> soc, IP, FPGA	3 Systems ODM, OEM
2000	<b>3 I/O</b> Memory, network, storage	<b>13 Industry</b> Cloud, mobile, HPC, ML, automotive
800	<b>18 Services</b> Fab, design services	<b>109 Research</b> Universities, Labs, other alliances
400	52 Software	2k+ Individuals
0 Q3 Q4 Q1 2015 2015 2016	Dev tools, firmware, OS           Q2         Q3         Q4         Q1         Q2         Q3         Q4         Q1         Q2         Q3           2016         2016         2016         2017         2017         2017         2018         2018         2018	RISC-V engineers and advocates           Q4         Q1         Q2         Q3         Q2         Q2         Q2         Q2         Q2         Q2         Q2         Q2         Q2         Q2 </td

Mar 2022



**RISC-V** membership rapid growth of 134% in 2021



**Technical Deliverables** 

Technical **governance** Build **technical deliverables** Guide strategic technical **Work groups** 



Profiles & Platforms & Architecture Compatibility Tests (ACT) & Platform Compatibility Tests (PCT)



**Amplify** member news, content, and success with press and analysts

**Original** content programs RISC-V, industry, and regional **events** 



Learning & Talent Multi-level online learning Connecting universities with labs, tests, and curricula RISC-V Training Partners Jobs and internships



Geo and industry **alliances Local** developer groups and events



Online marketplace Exchange Online marketplace of providers, products, services, and learn

Technical developer forums

# RISC-V delivers incredible member support



# RISC-V Innovation Roadmap Al SoCs, Application processors, Linux Drivers, Al Compilers

Test Chips Software tests Linux port	Proof of Concept SoCs Minion processors for power management & communications Bare metal software	loT SoCs Microcontrollers RTOS, Firmware Development tools Technical Steering C HPC SIG, GlobalPlat partnership		SIGS: Security Response, Al, Graphics, Android, Embedded, Datacenter/Cloud, Blockchain, Simulators, Managed Runtimes, Android, Functional Safety <b>Programs</b> : Dev Board Seed, Development Partners, RISC-V Labs	SIGS: Vector, Perf Modeling, Perf A Computing, Control Flow Integrity Microarchitecture Side Channel, Q Error Handling, Automotive, Comr Vector Security specs; RISC-V Security M Platform specs: Platforms, SEE, S ABI, Discovery,Watchdog, ACPI, UB SOC specs: E-Trace, Nexus, IOMM	, Memory Protection, OS, E2E Data Integrity, munications, Floating Point, lodel, AP-TEE, IOPMP BI, EFI
2010-2016	2018	2019	2020	2021	2022	2023 →
ISA Definition RISC-V Foundation	RV32	RV32I and RV64I Base instructions: Integer, float,double, quad, atomic, and compressed instructions Priv modes, Interrupts, exceptions, memory model, protection, and virtual memory	Architecture Compatibilit y Framework Trace	Vector Crypto Scalar Bitmanip Hypervisor ePMP Cache Mgt Virtual Memory Zfh Zfinx Zihintpause	Profiles Packed SIMD Advanced Interrupts Java: ptr masking, I/D synch RV32E & RV64E Bfloat16 Vector Half-Precision Floating Poir Code Size Crypto Vector Fast Interrupts SMPU Zmmul	Matrix Ops Crypto Gost nt
R/ RIS	5 <b>C-</b> V°				Ztso	<b>ISA Extensions</b>

Zihintntl

## Investments in open source bring a 4x return

**EU companies invested €1 billion** in Open Source Software in 2018, providing economic impact of €65 - €95 billion, with a cost-benefit ratio of >1:4.

## **Technical advantage**

**Lower maintenance costs.** Contributing to upstream projects ensures technical elements will be included in future updates without ongoing development costs.

**Influence direction.** New features come from contributions. To include functionality important to your organization, you need to support active project contributors.

## **Talent matters**

**Open source saves time and money.** Developers can save ~45 minutes a day with open source. For an organisation of 1,800 people, this can be financial savings of \$12.4 million over three years.

**Attract, retain, and build technical talent and collaborative culture.** 48% of businesses contributed to open source projects to access developer talent. Employees relationships and identify good fits for your company while working on their favorite project.



RISC-V is a community of passionate, dedicated, and invested stakeholders

As individuals As companies As universities As public institutions and non-profits As nations

As one Global, connected movement

Build RISC-V into your company strategy, and your personal mission



#### @risc\_v @calista\_redmond





risc-v-international calistaredmond

Thank You



# **Benefits** engaging in **RISC-V**

- Accelerate technical traction and insight
- Contribute technical priorities, approaches, and code
- Gain strategic and technical advantage
- Increase visibility, leadership, and market insight
- ✓ Fill and increase engineering skills, retain and attract talent
- Build **innovation partner** network and customer pipeline
- Deepen, engage, and lead in local and industry developer network
- Showcase RISC-V products, services, training, and resources

# **Membership Options**

#### **Premier Member Benefits**

- Board seat and Technical Steering Committee seat included at \$250k level
- Technical Steering Committee seat included at 
   \$100k level
- Board level includes seat on RISC-V Legal
   Committee
- Eligible to lead workgroup and/or committee
- Use of RISC-V Trademark for commercialization
- Member logo / name listing on RISC-V website, alphabetical with Premier members
- Solution / Product listing highlighted on RISC-V Exchange, noted with member level
- 4 case studies a year
- 2 blogs per month
- 2 social media spotlights per month
- Spotlight member profile
- Event sponsorship discount

#### Premier Requirements

- Membership open to any type of legal entity
- \$250k Annual membership fee that includes Board seat and TSC seat
- \$100k Annual membership fee that includes TSC seat

#### **Strategic Member Benefits**

- 3 Board reps elected for the Strategic tier, including Premier members that do not otherwise have a board seat
- Eligible to lead workgroup and/or committee
- Use of RISC-V Trademark for commercialization
- Member logo / name listing on RISC-V website, alphabetical with Strategic members
- Solution / Product listing highlighted on the RISC-V Exchange, noted with member level
- 1 case study a year
- 1 blog per month
- 1 social media spotlight per month
- Event sponsorship discount

#### **Strategic Member Requirements**

- Membership open to any type of legal entity
- Annual membership fee based on employee size
  - 5,000+ employees: \$35k
  - 500-5,000 employees: \$15k
  - <500 employees: \$5k</li>
  - <10 employees & company <2 yrs old: \$2k</li>

#### **Community Member Benefits**

- Two Board representatives
- 1 Community Board representative, elected
- 1 Individual Board representative, elected
- Member logo / name listing on RISC-V website, by member level
- 1 case study a year
- 1 blog per quarter
- 1 social media spotlight per quarter
- Event sponsorship discount

#### **Community Requirements**

- Membership open to
  - academic institutions,
  - non-profits,
  - individuals not representing a legal entity
- No annual membership fee



# **Technical Organization**


	Board of Directors	(BoD)			
Technical Steering Committee (TSC) Architecture Profiles			CTO, Staff	CTO, Staff	
		Unpriv IC	Priv IC		
		Architecture Profiles Architecture Review (IC chairs & their delegates)			
Industry Verticals SIG	Software HC (Platforms, Toolchains, Runtimes) Security HC	IMAFDQC Zb[abcs] Memory Model	1.11 <i>ePMP</i> 1.12 (Priv)		
	RAS HC	Crypto Scalar Zfinx	Н		
	Technology Sector HC Vico SoC Infra. HC (Trace & Debug)	V Vector SIG			
	O (Trace & Debug)	FP SIG			
	Implementation HC				
Consumer Automotive Data Center Finance Communications Oil & Gas Defense/MilAero	ISA Infrastructure HC	V phase 2			
mer Cente Cente Cente Cente Se Sas		Crypto GOST-R TG Packed SIMD TG			
Consumer Automotive Data Center Finance Communica Oil & Gas Defense/Mi		J TG Code Size TG	AIA TG		
		Crypto Vector TG	SMPU TG	Done	
		Alt FP TG FT: Zmmul, Zihintntl,	FastInt TG CMO 2 TG	TODO	
NRISC-V*		WRF		Active	

Dotted line

# **Software Horizontal Committee**

AI/ML/NLP/Graphics SIG	Platform HSC		Toolchain & Runtimes HSC	
Android SIG	Config TG	Hypervisors SIG	psABI TG	]
Perf Modeling SIG	AIA TG	IOPMP TG	Topics TODO:	Code Size TG
Perf Analysis SIG	Topics TODO:	OS-A Platform SIG	Benchmarks     Regression test strategy     Ecosystem changes	HPC SIG
IOMMU TG	Linux class OSs     RTOSs     DMA	RVM-CSI Platform TG	Extensions needed     Worst Case Execution Time     (WCET)	
	Multi-processing     JITs     IOMMU, Buses     Bootloaders	OS-A SEE TG	<ul> <li>Spatial &amp; Timing interference</li> <li>DSP</li> <li>DB &amp; Hadoop et al</li> <li>Performance analysis</li> </ul>	Managed Runtimes SIG
	Distro coordination/build/rel     QOS     Perf monitoring	OS-A PlatformTG	Native code     GCC     LVM     Ortimizer	
	TGs for specs underway	OS-A PCT TG	<ul> <li>○ Optimizer</li> <li>○ Profiler</li> <li>○ gdb</li> </ul>	
				Done TODO Active Dotted line

KRISC-V\*





# **RISC-V Technical Programs**



#### RISC-V Developer Boards

Available to spur innovation, provide hands-on education, and engage early adopters to test and develop.





#### Partner

Recognizes the investment and dedication of organizations making significant technical contributions to RISC-V



**RISC-V Lab** Institutions that host a lab with RISC-V hardware for CI/testing and general availability sandboxing.



**RISC-V Compatible** 

Architectural Tests created to help ensure that software written will run on implementations that comply with that profile. Branding available for compatibility.

#### **RISC-V Platform**

A common, reusable runtime environment that operating systems and applications can target to improve portability and reuse. Provides interoperability assurance.

#### **RISC-V Profiles**

Refers to a base ISA and one or more extensions that are specified as a group so that applications can be compiled once, run on different implementations, and get the same results.



## **Visibility Opportunities**

#### 

RISC-V and Industry events Local, regional, and global events

Speaking opportunities

Showcase and announce RISC-V solutions

Networking

Host your own RISC-V Event

#### <u>Content</u>

The RISC-V blog program showcases leadership, industry commentary, and technical information. To submit content, fill out the <u>Google Form</u> or email content@riscv.org.

#### Proactive AR / PR

Share member and community news <u>"In the News"</u>

RISC-V provides quotes for member press releases Participate in media panels and interviews

Exchange

Promote member and

community solutions

Connect developer

community

æ

#### У in Social

TwitterLinkedInMembers submit originalcontent for posting on RISC-Vsocial channelsMembers and the communitysubmit content for re-sharing.Amplify memberannouncements via socialTo submit content, fill out theGoogle Form or emailcontent@riscv.org.

#### Case Studies

Elevate technical conversations to business objectives and challenges, showing adoption of RISC-V. Case studies on riscv.org are shared to media channels

and analysts.

#### Engage! RISC-V Marketing Committee RISC-V Events Committee RISC-V Content Committee



## **Community and Learning**

#### Alliances

<u>Alliances</u> are Technical and strategic relationships across industries, geographies, and technical domains providing mutual community support

#### <u> ໃດໃຊ້ Ambassadors</u>

RISC-V Ambassadors are the technical experts and leaders in the RISC-V community. They work together with RISC-V to help drive our global momentum and adoption of RISC-V technologies.

Meet the Ambassadors

#### <u>Learn</u>

Ŷ

There are many materials to help you learn or teach RISC-V, including trainings, published books, technical and scholarly articles written around the world, and a lengthy collection of open educational materials provided by our community.

<u>University resources</u> <u>Online Courses</u> <u>Training Partners</u>

#### <u>Talent</u>

RISC-V paid <u>Mentorships</u> are offered quarterly with projects submitted by members and open applications to the community.

Looking for a job or want to post a RISC-V related job? Check our the <u>Careers</u> page!

#### Open Hardware Diversity

<u>Alliance</u> bringing together the open hardware community to support the professional advancement of underrepresented individuals in open source hardware.

Engage! <u>RISC-V Academia + Training SIG</u>

