

Golden Age of Silicon Diversity

- Silicon Heterogeneity
- Architecture Variety
- Multi-vendor Silicon Landscape
- Design Composition




Al Personalization

Ubiquitous AI Compute



Open Source Hardware



Foundational Compute IP's





CPU

Tensix NEO

SOC Technology











RAS

Security

PCle Networking

Memory

Fabric


Power/Thermal Management

Debug


Chiplet Technology









CPU, AI, IO, Memory chiplets





Applications




Data Center

Tenstorrent









RISC-V in the Cross-road

- RISC-V's 15-year Journey
 - An academic project in UC Berkeley
 - Mainstream adoption in embedded and industrial applications
- Sustain momentum
 - High-performance computing implementation
 - Software development
- Key Requirements
 - Advanced O-o-O CPU design with high-bandwidth memory
 - Optimized compilers, firmware, and system software
- Without high-end investment, RISC-V confined to lowcost, niche markets




RISC-V CPU - Ascalon

- Disruptive high-performance RISC-V processor for AI and server
- 20+ SPECINT/Ghz

RVA-23


- Advanced branch predictions
- 8-wide decode
- 3 LD/ST with large load/store queues
- 6 ALU/2 BR
- 2 256-bit vector units
- 2 FPU units



CONFIDENTIAL - CONTAINS TRADE SECRETS

Ascalon Cluster

- Samsung SF4
- Performance correlated
 20+ SPEC2k6INT/GHz




Ascalon Core

8 Ascalon Cluster 12M Shared L2

CPU Chiplet (Yayoi Project)


- Rapidus 2nm Process
- 8-core Ascalon CPU cluster
 - Interrupt Controller, Debug, etc...
- External Interface: UCIE
 - DRAM, PCIE, Al Accelerators
- System Management
 - Open Chiplet Atlas Architecture




^{*)} This chiplet design is based on results obtained from "Research and Development Project of the Enhanced Infrastructures for Post 5G Information and Communication Systems" JPNP20017)), commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

Ascalon-Auto IP

- ISO26262 Functional Safety Features
 - Dual Core Lock Stepped with Time Disparity
 - Coherent & Non-Coherent Bus Protection with CRC or ECC
 - ECC Protection for L1 & L2 Cache
 - AXI Interface Parity Protection
 - RAS & Fault Controller
 - Safety Bus for Debug
 - Software Test Library Support
 - SPECInt2K17@2.25GHZ up to 30 per cluster
 - Dhrystone MIPS: 17.4 DMIPS Rate/ MHZ



RISC-V CPU in Al



- Baby RISC-V CPU to help controlling Al acceleration engine
 - Control matrix / vector operations, data movement via custom instructions

Al Silicon Roadmap

Grayskull

Al Processor




- 120 Tensix Cores
- 12nm
- 276 TOPS (FP8)
- 16 lanes of PCIE Gen4
- 8 channels LPDDR4

GEN 1

Wormhole

Networked Al Processor



- 80 Tensix+ Cores
- 12nm
- 328 TOPS (FP8)
- 16x100 Gbps Ethernet
- 6 channels GDDR6
- 16 lanes of PCIE Gen4

GEN 1

Blackhole

Standalone Al Computer



- 140 Tensix++ Cores
- 6nm
- 790 TOPS (FP8)
- 12x400 Gbps Ethernet
- 48 lanes of SERDES
- 8 channels of GDDR6
- 16 RISC-V CPU cores

GEN 2

Quasar

Low Power Al Chiplet



- 160 Tensix Neo Cores on 4nm Chiplet
- Features incl SMC with Self-boot/Reset
- Non-blocking D2D Interfaces
- Easily stack Quasar or combine to choose your own compute

GEN 4

Aegis/Athena

Highly Performance RISC-V CPU Chiplet




- 4nm 32 RISC-V Ascalon CPU Cores
- Feature support incl SMC, IOMMU, AIA
- Non-blocking D2D Interfaces
- Composable IO, MEM, CPU compute

GEN 4



Chiplet


- Silicon SiP diversity
 - Design reuse
 - Low-cost development
 - Composability
 - Heterogeneity
- Diversity through composing chiplets from different organizational entities





Open Chiplet Architecture (OCA)


- Open Chiplet Architecture (OCA) defines chiplet-interoperability in 5 layers:
 - Physical
 - Transport
 - Protocol
 - System
 - Software
- Plug-Talk-Play






Open Chiplet Architecture

- OCA takes care of chiplet compatibility
- Each company focus on its core-competency design




Robotic – Auto



Neuro-symbolic Al Chiplet


- Heterogenous Compute with high-performance Ascalon
 - Neuro-symbolic Al
 - Optimize CPU/GPU data transfer latency






Chiplet Design Challenges

Why Chiplet 1: Performance / Cost (Yield)




- Build (virtually) huge chip with reasonable cost
- Small chiplet cannot enjoy this (yield is already high)




Why Chiplet 2: Reusability

- Reuse same chiplet for multiple generations
 - Building IO chiplet with 7nm, upgrading CPU chiplet from older nodes to newer nodes



Long term & strategic investment is required since 1st generation needs more work


Why Chiplet 3: Composability




- UCIE is 10x better energy efficiency over PCIE
 - ~0.5 pJ / bit
 - ~0.5W @ 128GB/s
- Standard and ecosystem is required

Channel Reach

- UCle-Adv has significant channel reach restriction
- Must align D2D location during design time




	UCIe Advanced	UCIe Standard
Die Edge BW	1317 GB/s/mm	224 GB/s/mm
Bump Pitch	25 – 55 um	100 – 130 um
Channel Reach	2mm	<= 25mm
Energy Efficiency	0.25 - 0.6 pJ/bit	0.5 – 1.3 pJ / bit




Composability Challenge

 Chiplet from well designed system + chiplet from other well designed system may end up weird design.



Deadlock Free Packet Routing

- Routing Strategy
 - Chiplet A is routing shortest path since it is tree
 - Chiplet B is routing X-Y dimension order
- If 2 different chiplets are combined, there is a risk of loop dependency
- There are research address this issue, but, no industry standard





More Challenges


- Physical Layer
 - Package design
- Protocol
 - PCIE? CXL? AMBA CHI? AMBA AXI?
- System
 - Boot, Security, Safety, RAS, Power Management, Interrupt, etc...
- Software
 - System Management Software, Device Config

Chiplet is still very attractive for chip designers

- Benefit
 - Build huge chip
 - Energy efficient IO
 - Reuse same chiplet for multiple generations
- We want academic / industry combined effort to make this happen.







Summary

- RISC-V CPU for Application Processor / Al Accelerator
- Chiplet to address diverged market
- Open Chiplet Architecture (OCA) to address Chiplet design challenges

