Akaria RISC-V Days Tokyo 2022 Autumn

NSITEXE Akaria NS72

RISC-V 64-bit Processor with Vector Extension

Koji Adachi Manager of Processor Development Sect. NSITEXE, Inc.





Presentation Outline


- NSITEXE Akaria
- Compute Core NS72
- Demo



NSITEXE Akaria

Explosion of User Applications

Transition of control trends



Transition of Automotive



Transition of Smart Factory

Automation IoT CPS







Application Keywords:

Distributed, Metaverse, Connectivity

Key Technology:

Edge-AI, MPC, Security


Computing requirement:

Flexible Processing Power Efficiency Real-time Computing Functional Safety 2022 NSI-TEXE. All rights reserved

NSITEXE Akaria Overview **Akaria Software Akaria Processor** Standard **Domain Specific Accelerators** Extension (Scalability, Versatility) Processors Units RISC-V 32bit Multi Core Task Parallelism RV64 (R)/32Extension RV64 Vector Extension RV32 Data Parallelism -**RISC-V 64bit** RV64 Vector Al Accelerator (RV64)Neural Network Extension RV64 RV64 Extension **RV64 Flexible Processing Real-time Computing Functional Safety Power Efficiency**

Based on industry demands, Akaria covers various types of applications RISC-V core is positioned as a key component **Akaria**

Akaria Processor and Solution



- Applying wide range application by the variety from "control-plane" to "data-plane"
- Already proven in real silicons
- Each Solution is supported by the standard processor (RV32/RV64)

Akaria RISC-V Core : NS Family

Akaria Standard Processors: NS Family

primitive components to support wide range applications

NS Family Features

- Performance and Efficiency
 - High efficiency with sophisticated μ -architecture refined by excellent architects
 - Variaos line-up and Supporting user customization
- Low-Cost
 - Providing cost-benefits relative to competitors
 - Various tools and software are available to take advantage of the open RISC-V standard
- Quality / Support
 - Functional Safety and high quality supporting Automotive
 - Rapid response due to in-house development


Series of Akaria Standard Processor

- NS7: Performance for data-plane
- NS5: High end for embedded systems
- NS3: High efficiency for control-plane
- NS1: Low power and compact

Series	Base	FuSa	Vector	Rich-OS
NS7	NS72	NS72A	NS72V	NS73
NS5	NS52	Developing	Developing	Developing
NS3	NS31	NS31A		
NS1	NS11	NS11A		



NS31: Efficient Control Core




Akaria

NS31 features

- · Small and efficient microcontroller
 - RISC-V ISA : RV32IMAF
 - 32bit In-order 4-stage pipeline, with BTB
 - Single-Precision Floating Point Unit
- Privilege modes (M-mode and U-mode)
- AMBA compliant Bus Interfaces
 - AXI configuration / AHB configuration
- Internal Memory
 - Instruction Cache
 - Data Local Memory (DLM) *1
 - Instruction Local Memory (ILM) *1
- Interrupt Controller
 - ACLINT/PLIC for a future release
- Debug function
- FuSa
 - Physical Memory Protection
 - Dual-Core Lockstep mechanism
 - ECC memory protection
 - BUS memory protection *1

NS11: Low-power Compact Core



NS11 features

- Very small and low power microcontroller
 - RISC-V ISA : RV32IMAC/RV32EMAC
 - 32bit In-order 4-stage pipeline
 - 32bit instruction fetch
- privilege modes (M-mode and U-mode)
- AMBA compliant Bus Interfaces
 - 32bit AHB5 instruction bus interface
 - 32bit AHB5 data bus interface
- Interrupt Controller
 - ACLINT/PLIC for a future release
- Debug function
- FuSa
 - Physical Memory Protection
 - Dual-Core Lockstep mechanism





0

Akaria


Compute Core for Data Plane

- Why is a computing core for data plane needed?
- From the controller to the application, the software stack becomes complex
- \rightarrow Cannot be handled by HW accelerators alone
- \rightarrow Pre- and post-processing is required to match HW accelerators
- For flexibility, computing core is required (e.g. high computing throughput, memory bandwidth, etc.)






NS72: Compute Core for Data Plane



- •Computing Core for Data Plane
 - RV64GCV+BtiManip (zba_zbb_zbs)
 - Standard Interrupt Peri. (ACLINT, PLIC)
 - Up to 4 Cores / Cluster
- •Efficient 64-bit Scalar units
 - 10+ stages 3-way Out-of-Order
 - Hardware multithreading (up to 2 harts)
- •Full-scale 512-bit Vector units
 - -2 arithmetic pipelines/unit
 - -8192 bits width vector register
 - -0.4 TOPS@Int8(@1.6GHz)
- L2 Cache
 - Coherent-enabled
 - -128KB ~ 2 MB w/ECC


Cluster and core parameters are configurable

Pipeline Overview



Microarchitecture


- Microarchitecture Overview
 - ISA: RV64GCV+BitManip(zba_zbb_zbs)
 - 10+ stages 3-way Out-of-Order
 - Hardware Multithreading Support (up to 2 Harts)
- Instruction fetch Unit (IU):
 - 32 kB L1 I-Cache (2way)
 - 16byte instruction fetch (4-8 instructions)
 - Branch Prediction :
 - BTB (Branch Target Buffer)
 - BHT (Branch History Table, gShare)
 - BTAC (Branch Target Address Cache)
 - RAS (Return Address Stack)






Microarchitecture

- Instruction Control Unit (CU):
 - x3 Decode & x3 Rename & x3 Dispatch
 - x3 Commit & Reorder Buffer 64 entries
 - CSR/Debug Support
- Scalar execution Unit (SU) :
 - Reservation Station x16 (ALU/LSU)
 - x3 ALU, x1 FMA, x1 MUL/DIV, x1 CVT
 - Scalar Physical Register File (192 entries@2harts)
- Memory Unit (MU) :
 - x2 AGU, x2 Load/Store issue
 - Load/Store Queue x24
 - 32 kB L1 Data Cache (4 way)





Vector Processing Unit



- NSI's 2nd generation VPU architecture
- RISC-V Vector Extension v1.0 support
- SPU-VPU tightly coupled design
 - Minimize SPU-VPU synchronization wait
 - Speculative execution support
- Up to four threads support
 - Shared from two SPUs with two harts each
- Long vector register (Up to 8192 VLEN)
- Wide vector pipeline (512 bit x 4)
- High memory bandwidth (512bit / cycle)



VPU Key Features

Long vector length design

 Long vector lengths can reduce the load on the instruction control section of SPUs and VPUs and improve execution efficiency

Stall-less pipeline design


- Eliminate resources for pipeline stall tolerance by designing pipeline scheduler to prevent any conflicts.
- Deterministic pipeline behavior also enables vector chaining

Multi-threading support

• Hide SPU-VPU synchronization bottleneck by multi-thread execution



VPU Structure Overview




- 256KB physical vector register
- VR/VMR renaming
- Out-of-order execution
- Speculative execution
- Flexible VR access scheduling
- 8 pipeline elements and horizontal processing unit
- Four 512-bit wide execution pipes
 - Arithmetic pipe x 2
 - Special operation pipe x 1
 - External pipe x 1
- Vector chaining support



VPU Performance

Data type: int8 Data size: input: 512 weight: 512 x 4096 output: 4096

Performance on NN full-connected layer task



* Measurements are under development. The scalar code is highly optimized (unrolled loop). L2 cache status assumes a cold start.

- Up to x112 speed up from original scalar code
- Multi-threading boosts performance of short vector length tasks

Akaria




NS72 Demo

- Performance Estimator
- Host/Device Programming Env.

NS72 Performance Estimator

- Estimate rough performance gains from vector units •
- Based on Imperas cpuDEV timing estimation capabilities
 Simulating pipeline, bus throughput and latency in a simplified manner
- Users can quickly estimate execution performance with reasonable accuracy without FPGAs, emulators, etc. •


Akaria



Akaria Host/Device Programming

- Provides an easy to experience workload offload model
- C and OpenCL interfaces are available
- FPGA-integrated PC kits are available
- Can be used transparently with System Simulator





0

2022 NSI-TEXE. All rights reserved



Thank you!

- Akaria NS72 as a compute core for data plane
 More efficient and mature 2nd gen. VPU for vector operation
 Domain Specific Accelerator based on NS72 will be released
- Akaria NS family will grow
 Data plane : more performance and power efficiency
 Control plane : more functionality



