

## **Andes Technology Corporation**

#### Who We Are



Pure-play CPU IP Vendor




20-year-old Public Company



Products Used in Endpoints, Edge and Cloud

#### **Active Roles in RISC-V Community**




- Director of the Board
- Technical Steering Committee
- Chair/Co-Chair of Task Groups



A RISE Founding and Premier Member

- Governing Board
- Technical Steering Committee



#### **Quick Facts**

**30**<sup>+</sup>

V5 (RISC-V) AndesCore™

100K+

AndeSight<sup>™</sup> IDE users

400+


500<sup>~</sup>

Licensees

**Employees** 

16Bn+

Units of Andes-Embedded™ SoC






# **AndesCore**<sup>™</sup> **Lineup**



Curso					X3/X4
AX60 Series OOO Linux MP	AX63	AX65	AX66/AX67	AX60-SE	A72~A76
Categories	Power-efficient	Balanced	Extended	FUSA	
40 Series	N45, NX45	<b>AX45MPV</b> , A*46MP(V), AX47MPV		D45-SE	A53/55, R52/
8-stage Superscalar	14-5, 147-15	D45	A45(MP), AX45(MP)	D-13-3L	R82, M7
<b>27 Series</b> 5-stage MemBoost		NX27V	A27(L2), AX27(L2)		A5/7/35
<b>25 Series</b> 5-stage Fast&Compact	N25F, NX25F	D25F	A25(MP), AX25(MP)	<b>D25F-SE</b> N25F-SE	A5/7/35, R4/5, M4/33
<b>Compact Series</b>	N225	<b>D23</b> , D23V		D23-SE	M0/0+/3/33/4
Categories	Embedded Control	Compute Acc.	Linux AP	FUSA	References

Black: available now. Red: under development. Blue: future roadmap.

Note: roadmap subject to change without notice





#### RISC-V Market Research by SHD Group

- SoC revenue: 2.8x in 2023, 15x from 2023 to 2030
- N25F-SE, D25F-SE, AX45MPV

Andes has >30% RISC-V IP Market in 2023

















NX27V, AX25, NX45, AX45MP, AX45MPV, AX65

#### **AIOT and Wearable**

- Renesas Voice-Control ASSP Solution
  - **R9A06G150** ASSP with Andes DSP-capable **D25F**, which speeds up the application by over 50%.
- ASUS IoT Tinker V Single-Board Computer:
  - Based on Renesas RZ/Five 1 GHz SoC with Andes AX45MP
  - Linux Debian and Yocto distro for Industrial IoT and gateway
- Smart watch with long battery life:
  - D25 as main processor
  - Battery life:
    - 4 weeks for normal use
    - 2 weeks with 20km running





RISC-V MCU Turnkey Voice HMI Solution



#### **Enterprise Storage and Spherical Image Processor**

- **Phison X1** (PS5020-E20) **Enterprise Storage** 
  - Leveraging N25F with Andes Custom Extension<sup>™</sup>
    - "The ACE automation tool is very powerful in creating customized instructions that fits our exact needs",
       Vincent Cheng, VP of R&D of Phison
  - For AI, HPC, and Hyperscale Datacenters



#### Aspeed AST1230 Multi-Cam

#### Panorama Image Processor

- Using N25F for 8K2K real-time 360° cameras with rich audio processing
- For immersive applications such as video conferencing, virtual factory inspection/audit, shopping, touring, house showing, etc.





Powered by Andes N25F and ACE







## **Key Computing Technologies Enabled by RISC-V**

- AI/ML Accelerations
  - Vector processing, custom extensions, NPU, and E2E SW Stack









- **■** Embedded & Real-Time Processing
  - Code size, device control, interrupts
- **■** Functional Safety and Security
  - ISO 26262 fully compliant
  - Secure boot, TEE, control flow integrity
- General-Purpose Application Processing
  - Linux, Android, rich applications




























#### Large-Scale AI/ML from Edge to Cloud

- Popular SoC architectures Sea of PE's
  - Mesh-connected (like Meta MTIA) or multi-clustered
  - Core of the computations Processing Elements (PE's)
- Three tiers of accelerations in PE's
  - Matrix Multiplications:
    - Hardwired solutions: NPU
    - Matrix instructions: RISC-V IME and AME extensions
  - Non-linear OP's: softmax, sigmoid, GeLu/SiLu/SwiGlu
    - Andes Automated Custom Extensions (ACE)
  - General compute: Catch all and future-proof
    - RISC-V Vector Extension (RVV)
- Fast growing AI SW Stack





#### Meta MTIA 2




#### **Andes New Vector Processor: AX46MPV**

- Built on the success of AX45MPV
  - 8-core cluster with 1024 VLEN/DLEN
  - Dual issue for vector and scalar
- Doubled core count and VLEN¹
- **■** Enhanced ACE for scalar and RVV
- **■** Andes Matrix Extension
- Boosted memory performance:
  - **Dual loads,** or one load/one store
  - Private L2\$ (64KB~512KB, 8-way) for flat memory programming
  - HVM (High-speed Vector Memory) interface:
     multiple outstanding requests with OOO return
    - HVM controller: up to 16 cores and 64 banks
- Four incarnations: AX46MP(V), A46MP(V)








#### AndesAIRE™

#### Andes Al Runs Everywhere **SW Stack**




#### MTIA: Meta Training/Inference Accelerator

- ISCA 2023 paper, "MTIA: First Generation Silicon Targeting Meta's Recommendation Systems"
- Proc-A/B: AX25-V100, an early version of Andes popular NX27V vector processor
- Automated Custom Extensions (ACE): create new interfaces/registers/instructions
  - And auto-generate all the files necessary to enable LLVM




All photos: courtesy of ACM and Hot Chips




#### MTIA: Meta Training/Inference Accelerator

- ISCA 2023 paper, "MTIA: First Generation Silicon Targeting Meta's Recommendation Systems"
- Proc-A/B: AX25-V100, an early version of Andes popular NX27V vector processor
- Automated Custom Extensions (ACE): create new interfaces/registers/instructions
  - And all the files necessary to enable LLVM
- Next generation MTIA (Meta blog and Hot Chips): Serving models in production




All photos: courtesy of ACM and Hot Chips



#### **AX45MPV and ACE: RAIN Al's Adoption**

copyright © 2021-2024 Andes Technology



#### RISC-V Enabled Innovations for Large-Scale AI/ML

#### Based on 27V/45MPV/46MPV (RVV) and AX65/NX45/AX25

With Andes Automated Custom Extensions™ (ACE)

■ Al Accelerators Using SRAM-based Compute-In-Memory:









■ Al Accelerator for Cloud Service







■ Al SoC for Servers





**Company-X** 

■ Al Accelerator for ADAS





#### Deepseek Running on the 45-Series Platform

```
main: interactive mode on.
sampler seed: 0
sampler params:
        repeat_last_n = 64, repeat_penalty = 1.200, frequency_penalty = 0.000, presence_penalty = 0.000
        dry multiplier = 0.000, dry base = 1.750, dry allowed length = 2, dry penalty last n = 2048
        top_k = 40, top_p = 0.950, min_p = 0.050, xtc_probability = 0.000, xtc_threshold = 0.100, typical p = 1.000, temp = 0.100
        mirostat = 0, mirostat lr = 0.100, mirostat ent = 5.000
sampler chain: logits -> logit-bias -> penalties -> dry -> top-k -> typical -> top-p -> min-p -> xtc -> temp-ext -> dist
generate: n ctx = 2048, n batch = 512, n predict = -1, n keep = 6
== Running in interactive mode. ==
 - Press Ctrl+C to interject at any time.
 - Press Return to return control to the AI.
 - To return control without starting a new line, end your input with '/'.
- If you want to submit another line, end your input with '\'.
< | User | > Please write a 200-word short article that Andes technology has successfully deploy the DeepSeek R1 distill model on the
AX45MPV vector CPU processor platform by Andes Technology for embedded AI applications < | Assistant | >
```





# Embedded and Real-Time Processing




#### **Embedded and Real-Time Processing**

- **■** Compact code size:
  - **Zce** brings 4.7% reduction over IMC.
  - New Task Group Scalar Efficiency is looking for more reduction
  - ◆ Andes V5 CoDense<sup>™</sup>: reduce another 11-15% over Zce



Code size reduction over baseline: the larger the better








#### **Embedded and Real-Time Processing**

- **■** Efficient control and accesses of HW engines
  - Multiple outstanding accesses for uncached and device space
  - ACE instructions with custom ports for direct accesses and control
  - → Supported by AndesCore families
- Interrupt handling:
  - Single cores: **CLIC**
  - Multicores: PLIC + Andes vectoring/priority preemption
  - Shadow registers: D23
- Quality of Service:
  - CBQRI: Capacity/Bandwidth QoS Register Interface
  - 4 cores with 16-way shared cache: 30% boost in copy bandwidth






# Safety and Security

(will focus on Security in this talk)




## **Security TG/SIG in RVI**


- CFI (Control Flow Integrity, shadow stacks, landing pads)
- Memory Tagging (Pointer Masking, Memory Tagging, CHERI)
- **■** Table-based Protection/Attributes
  - Supervisor Domain Access Protection
  - SPMP/hgPMP/vSPMP
  - PMP-based Memory Types
  - IOPMP
- **■** Countermeasure for Side-Channel Attacks:
  - Address-Independent Latency of User-Mode Faults to Supervisor Addresses
  - Timing Fences
- MISC:
  - External Debug Security
  - HFI (Hardware Fault Isolation)
- **■** More






## **Trusted Execution Environment**







# **AndeSentry**<sup>™</sup> **TEE Solutions**



# **GP Application Processing**



#### **General-Purpose Application Processing**

- Applications: control/main processors for
  - Personal computing to Servers
  - AI/ML, Multimedia, Networking, Industrial

#### **■** Requirements:

- High-performance Linux processors
- Ecosystem support:
  - RVA22/RVA23 profile
  - Linux distros
  - Android AOSP for Multimedia
  - OpenWrt for Networking
  - Debian for Industrial
- → RISE projects




















#### **Roadmap for Andes Application Processors**



<sup>\*</sup> Future products subject to change





# **Concluding Remarks**



#### **RISC-V for All Computing Devices**

- 30+ AndesCores: tiny to RVA23-capable
  - Support RISC-V standard extensions
  - Automat RISC-V custom extensions with ACE
- Upcoming Andes Products:
  - Vector processor: AX46MPV
  - Application processors: AX66 and Cuzco (RVA23)
  - ASIL-D core: D23-SE
  - IOPMP-based Security Platform and AndeSentry
  - AndeSight IDE and AndesAIRE NNSDK
- Enabling key computing technologies:
  - AI/ML Accelerations
  - Embedded and Real-time
  - Functional Safety and Security
  - GP Application Processing

AX60 Series OOO Linux MP Categories	AX63 Power-efficient	AX65 Balanced	AX66/AX67 Extended	AX60-SE FUSA
40 Series	N45, NX45	AX45MPV, A	D45-SE	
8-stage Superscalar		D45	A45(MP), AX45(MP)	D43-3E
<b>27 Series</b> 5-stage MemBoost		NX27V	A27(L2), AX27(L2)	
25 Series 5-stage Fast&Compact	N25F, NX25F	D25F	A25(MP), AX25(MP)	<b>D25F-SE</b> N25F-SE
<b>Compact Series</b>	N225	D23, D23V		D23-SE
Categories	Embedded Control	Compute Acc.	Linux AP	<i>FUSA</i>

Black: available now. Red: under development. Blue: future roadmap

Andes Quick Facts							
~20	30 <sup>+</sup>	400 <sup>+</sup>	500 <sup>+</sup>				
Years/Public	RISC-V Cores	Licensees	Employees				
100K+	16	6 Bn⁺					
AndeSight <sup>™</sup> IDE	Users And	Andes-Embedded <sup>™</sup> SoC					

■ Andes helps bring the RISC-V vision to reality, billion SoC's at a time!





## Thank You!!



