## TAT

Hennessy and Patterson, Computer Architecture: A Quantitative Approach: Benefits its Japanese Translation Brought and Final 6th Edition

Hironori Nakajo Tokyo University of Agriculture and Technology

## TAT Outline

- Pater-Henne and Henne-Pater
- Transition of the original and translated book of Computer
   Architecture a Quantitative Approach
  - -1<sup>st</sup> Edition and Historical translation
  - $-2^{nd}$  and  $3^{rd}$  Edition
  - -Then, 4th Edition
  - -Struggle on 5<sup>th</sup> Edition
  - -Agony on 6<sup>th</sup> Edition
- Concluding remarks

### TAT Pater-Henne and Henne-Pater Computer Architecture, Sixth Edition: A Quantitative Approach John L. Hennessy and David A. Patterson

- コンピュータアーキテクチャ [第6版]定量的アプローチ
- H. Nakajo, H. Amano, M. Suzuki
- RISC-V based
- For graduate students

So-called Henne-Pater



## TAT Pater-Henne and Henne-Pater

- Computer Organization and Design RISC-V Edition:
- The Hardware Software Interface
- コンピュータの構成と設計 第5版
- Mitsuaki Narita 🎇
- MIPS based
- Undergraduates
- When RISC-V version?





TATTransition of Henner-Pater
Computer Architecture
 a Quantitative Approach
 April 1990
 784 pages
 COMPUTER
 ARCHITECTURE
 A

✓ First of all …
"Read H & P!"
✓ In confusion …
"Read H & P!"



### TAT Historical Translation of 1<sup>st</sup> Edition

### Translation of 1<sup>st</sup> Edition

✓May 1993

✓S. Tomita, H. Niimi, K. Murakami

✓ Price : 12, 233 JPY

 コンピュータ設計の基礎
 性能とコスト
 命令セットの設計-種々の方式と原理
 種々の命令セットと使用状況の測定
 プロセッサ実現技術の基本
 パイプライン処理
 ベクトル・プロセッサ
 記憶階層の設計
 入出力
 今後の方向
 付録(コンピュータの演算法 命令セットの一覧表 命令実行頻度分布の詳細 命令実行時間分布と命令実行頻度分布



# 2<sup>nd</sup> Edition

# Computer Architecture a Quantitative Approach, 2<sup>nd</sup> Edition COMPUTER

### ✓August 1995

- 1. Fundamentals of Computer Design
- 2. Instruction Set Principles and Examples
- 3. Pipelining

TAT

- 4. Advanced Pipelining and Instruction-Level Parallelism
- 5. Memory-Hierarchy Design
- 6. Storage Systems
- 7. Interconnection Networks
- 8. Multiprocessors

Appendix: A: Computer Arithmetic, B: Vector Processors, C: Survey of RISC Architectures, D: An Alternative to RISC: Intel 80x86 E: Implementing Coherence Protocols



## 3<sup>rd</sup> Edition

 Computer Architecture a Quantitative Approach, 3<sup>rd</sup> Edition

✓May 2002✓1,136 pages



#### TAT 3<sup>rd</sup> Edition ToC

- Fundamentals of Computer Design
   Instruction Set Principles and Examples
   Instruction-Level Parallelism and its Dynamic Exploitation
   Exploitation Instruction-Level Parallelism with Software
- Approach
- 5.
- Memory-Hierarchy Design Multiprocessors and Thread-Level Parallelism Storage Systems <mark>6.</mark> 7.

Added chapters

- Interconnection Networks 8

- Appendix: A: Pipelining: Basic and Intermediate Concepts B: Solution and Selected Exercises C: Survey of RISC Architectures for Desktop, Servers and Embedded Computers D: An Alternative to RISC: Intel 80x86 E: Another Alternative to RISC: VAX Architecture F: The IBM 360/370 Architecture for Mainframe Computers

  - G: Vector processors H: Computer Arithmetic

  - I: Implementing Coherence Protocols

### 2<sup>nd</sup> and 3<sup>rd</sup> Edition were not translated.

# TAT Then, 4<sup>th</sup> Edition

- Computer Architecture a Quantitative Approach, 4<sup>th</sup> Edition
- ✓ September 2006
   ✓ Translation right in Nikkei BP
   ✓ Shoei-sha might get the translation right
   ⇒ Exciting!



## **TAT** 4<sup>th</sup> Edition ToC

## ✓704 pages (shortened?)

- Fundamentals of Computer Design Instruction-Level Parallelism and Its Exploitation Limits on Instruction-Level Parallelism Multiprocessors and Thread-Level Parallelism Memory Hierarchy Design Storage Systems I.2.3.4.5.6.

- Appendix
  - A: Pipelining: Basic and Intermediate Concepts B: Instruction Set Principles and Examples C: Review of Memory Hierarchy

## **4**<sup>th</sup> Edition ToC

### $\sqrt{704}$ pages $\Rightarrow$ more pages in CD-ROM

Fundamentals of Computer Design
 Instruction-Level Parallelism and Its Exploitation
 Limits on Instruction-Level Parallelism
 Multiprocessors and Thread-Level Parallelism
 Memory Hierarchy Design
 Storage Systems

Appendix

- A: Pipelining: Basic and Intermediate Concepts B: Instruction Set Principles and Examples C: Review of Memory Hierarchy

CD-ROM:

- D: Embedded Systems E: Interconnection Networks F: Vector Processors G: Hardware and Software for VLIW and EPIC H: Large-Scale Multiprocessors and Scientific Applications

- I: Computer Arithmetic J: Survey of Instruction Set Architectures K: Historical Perspectives and References

## TAT Translation Team

### ✓ Started in Dec. 2006

- ➢ Hironori Nakajo (Chief)
- ≻ Kenji Kise
- Toshinori Sato
- ➢ Hideharu Amano
- Editor: Noboru Tomizawa of SiB Access

What shall we do for the CD-ROM?

## **Call for Translators** Biggest Mailing-List(SWoPP-ML)

### To all SWoPP-ML members:

This is not "Call for Papers" nor "Call for Participation!" This is "Call for Translators!"

Last year, Hennessy & Patterson's Computer Architecture: A Quantitative Approach 4th Edition was published, and the translation is currently underway. However, the CD-ROM in the original is not a target to be translated.

## **TAT** Call for Translators

This CD-ROM is copyright free in the original, but it is regrettable to keep it in English. So we will recruit translation members to translate, edit, and attach them as an appendix.

Please entry and join the translator team!

### Qualification :

- 1. Young and Familiar in computer architecture related to computer science
- 2. Enthusing in advancing computer research
- 3. Punctual
- 4. Approved from a supervisor if students

# **TAT** Call for Translators

Benefit :

- 1. List your name in the book
- 2. 2 translated books will be given
- 3. Will nvite you to our party for publish

Those who meet the above qualifications, those who think that they deserve it, those who have already translated some to bring them to the world, and those who are currently holding resources, etc.

Would you like to challenge?

### TAT Translation volunteers for the CD-ROM

Appendix

- D : Kiyofumi Tanaka and Takefumi Miyoshi
- E : Michihiro Koibuchi and Hiroki Matsutani
- F: Shoichi Hirasawa and Yuri Nishikawa
- G: Hajime Shimada and Noriaki Suzuki
- H : Takashi Toyoshima, Shuji Yamamura and Akihiro Chiyonobu
- I: Naoki Yonezawa and Masato Yoshimi
- J: Hidetsugu Irie
- K: Mitsugu Suzuki

Thank you very much!

## TAT Started to work Careful of mis-translation Difficult expressions for non-native $\Rightarrow$ help from friends in US > Cannot figure out the intentions $\Rightarrow$ Ask an ex-student of Hennessy ⇒ The ex-student could not get it Looks like scribbling with insufficient editorial work

 The last work. Finally
 Worked in an apartment in Hakone with Onsen (hot spring) (Thanks to the late Mr. Masaki Kudo)

≻Feb. 20<sup>th</sup> 2008

➤ At a party for publish
⇒ Everybody signed on blank pages
Don't care of severe criticism in Amazon! 19

# 5<sup>th</sup> Edition Computer Architecture a Quantitative Approach, 5<sup>th</sup> Edition

✓ September 2011
 ✓ From Shoei-sha again
 ✓ Not CD-ROM but Online
 ✓ Already known know-how to translate



## **5**<sup>th</sup> Edition ToC

## √856 pages

- 1. Fundamentals of Quantitative Design and Analysis
- 2. Memory Hierarchy Design
- 3. Instruction-Level Parallelism and Its Exploitation
- 4. Data-Level Parallelism in Vector, SIMD, and GPU Architectures Added
- 5. Thread-Level Parallelism
- 6. Warehouse-Scale Computers to Exploit Request-Level and Data-Level Parallelism

#### Appendix

- A: Instruction Set Principles
- B: Review of Memory Hierarchy
- C: Pipelining: Basic and Intermediate Concepts

chapters

## **I**AT New translation team

- ➢ Hironori Nakajo (Chief)
- ➢ Hideharu Amano (Chief)
- ≻ Kenji Kise
- Toshinori Sato
- ≻ Mitsugu Suzuki
- Editor from Shoei-sha

## Big trap…

## Awful editing by the editor

- Sophisticated sentences from translation
- The editor's way
  - ⇒ ignoring translators' opinion
    - ⇒ technical bugs
- Divided figures into tables and
  - figures and re-number them

⇒ Different numbers from the original
Put up with anger!

## TAT Then published

### ➤ March 2014

> Claim to anonymous opinion

If you want to critique the translation of this book, at least check it against the original, and don't swallow bitter anonymous reviews.

In order to convey the true value of the book to the world, we will continue to send information as long as time permits to correct misunderstanding in the world.



## **Final 6th Edition**

 Computer Architecture a Quantitative Approach, 6<sup>th</sup> Edition

✓ December 2017
 ✓ From MIPS to RISC-V
 ✓ SiB Access got the translation right
 ✓ The original authors got Turing Prize!



## 6<sup>th</sup> Edition ToC

## √936 pages

- 1. Fundamentals of Quantitative Design and Analysis
- 2. Memory Hierarchy Design
- 3. Instruction-Level Parallelism and Its Exploitation
- 4. Data-Level Parallelism in Vector, SIMD, and GPU Architectures
- 5. Multiprocessors and Thread-Level Parallelism
- 6. The Warehouse-Scale Computer
- 7. Domain Specific Architectures

Added chapter

#### Appendix

- A: Instruction Set Principles
- B: Review of Memory Hierarchy
- C: Pipelining: Basic and Intermediate Concepts

### Easier way than before?

## TAT Shrink translation team

- ➢ Hironori Nakajo
- ➢ Hideharu Amano
- ≻ Mitsugu Suzuki
- Mr. Tomizawa is the editor again Start to get diff from 5<sup>th</sup> Edition

### However, too optimistic …

Agony to bugs in the original and translation of 5<sup>th</sup> Edition > Technical errors in 5<sup>th</sup> translation  $\Rightarrow$  Dangerous in copying and pasting Unbelievable errors in the original  $\Rightarrow$  Ex.: A figure in 5<sup>th</sup> Edition as it is Please visit the following site. http://am.ics.keio.ac.jp/wp/caqa6thproblem/ Doubts beget doubts in working

## TAT Thanks to RISC-V Day

- > Spur towards today
  - ⇒ Sep. 25<sup>th</sup> 2019
- Sorry for remaining errors
- Will remove bugs from now on



TAT Conclusion ➢In my heart···· ◆Is H & P a bible? Should H & P be a textbook? ◆What is the next to H & P?

⇒ We will leave these answers to those who have purchased and read it.

We are all hoping the books will be sold fairly to avoid deficit of SiB Access.